


Apple /// Computer Information


Apple /// Service Reference Manual



Theory of Operation • Servicing Information

Written by Apple Computer • 1982





APPLE III SERVICE REFERENCE MANUAL



To the Reader,

This manual was developed for all the A/// Service Technicians at our Level II Regional Service Center. The intent of this book is to help you understand and repair the Apple ///. The book is partitioned into two sections: Theory of Operation and Servicing Information. There is sufficient information in this manual so that an inexperienced technician can be productive in a short time. This manual should help you understand and appreciate the Apple ///.

In Appreciation:

Although many people have helped me with this manual I wish to particularly thank the following people for their contribution to this manual:

Bill Holman Wendell Sanders Mike Fallon Rick Hoiberg Ed Goodwin Sandy Sanford Peter Quinn

Thanks!

Bob Cummings

APPLE III REFERENCE MANUAL

TABLE OF CONTENTS	VIDEO DISPLAY LOGIC Display Nodes	The System Monitor Built-In 1/0 Locations	LIST OF TABLES 6 ILLUSTRATIONS
	Introduction	Perioheral I/O	
	40 Character Apple][The Joyselck Ports	AIII System Block Diagram (Illustration)
THEORY OF OPERATION	40 Character Apple ///	Perinheral Connector Pinout	AIII System Block Diagram - Detailed (Illustration)
	80 Character Black & white Apple ///	Peripheral Connector Signal Description	System Functional Block Diagram
INTRODUCTION	Black & White Hires	ROM Lisetings	The 12 Volt Memory Board (128K Configuration)
General Description	Medium Resolution 16 Color Graphics Apple ///		The 5 Volt Memory Board (128K Configuration)
Simplified Punctional Description	Super Hires Apple ///	SCHEMATIC DIAGRAMS	The Apple /// Main Logic Board (Module)
The Main Logic Board	Apple /// Hires	A STATE OF THE STA	The Apple /// Detailed System Functional Block Diagram
The Memory Board	Super Hires Apple ///	Allionation of the state of the	The Apple /// Memory Map
Ine Keyboard Pub	Video Appendix	DISK SUBSYSTEM	Simplified Memory Address Block Diagram
The Disk Drive		Theory Of Operation	Block Diagram Memory Address Logic
tue whore /// somer amburg	INPUT/OUTPUT	Disk Conditioning Circuit	RAS/CAS Decode Logic Block Diagram
SMISSAGUE ABORAN T ABORAN	Description	Analog Card	redirect Addressing (Listing)
Introduction to the Apple /// Memory	Intertace Control Signals		Remory & Remory Addressing Appendix
Simplified Memory Logic	Interrupts		Apple /// nemory map
Memory Addressing: Block Flow	The Taunt One and to	NOILETAGOLIST	Address Toda Twith Table
The Processor	The Output Operation	SERVICING INFORMATION	The Annie // Memory Board (170)
Memory Address Multiplexer	System Timing		The Apple /// Memory Board (5V)
RAS/CAS Decode	the A/// Joyatick	SNITTOND I FILORITA CHITCHE	The 5 Volt Memory Board (256K)
Alternate Stack		IEDITAG & INCORDEDING INCO	How to READ PROM (ROM) Logic Expressions
Memory & Memory Addressing Appendices	THE KEYBOARD	Apple /// ridal rest increase	RAM Logic Expression
	The Keyboard	April // Troubleshooting (Module Level)	MPU Registers
THE VERSATILE INTERFACE ADAPTER	Reading the Keyboard	S Volt Memory Board Ram Troubleshooting Procedure	Block Diagram of the 6522 VIA
General.	Keyboard Codes	The Apple /// Troubleshooting Flowchart (Component)	Addressing 6522 VIA Internal Register
VIA 6522 Pin Descriptions	The Apple][Emulation Mode	יייי אלאים אורייייי אייייייייייייייייייייייייייייי	VIA FFDX Internal Register Summary
VIA Functional Description	Electronic Circuit Description	PARTS LAYOUT AND PARTS LIST	VIA FFEX Internal Register Summary
Interrupt Operation	The Repeat Function	Annie /// IC Parts by Location	VIA Appendices
6522 VIA Environment and Control	The Reset Function	Apple /// Indented Bill of Materials	The ACIA Block Diagram
VIA (FFDX)	Keyboard Light		ACIA Control Register
VIA (FFEX)		UTRE LIST	ACIA Command Register
VIA Appendices		Wire List	ACIA Status Register
	The Apple /// Power Supply		ACIA Pin Configuration
THE ACIA		MODULE REPLACEMENT PROCEDURES & ASSEMBLY DRAWINGS	Main Clock 14Mhz Circuit
Ine poor Asynchonous Communications	How it works!	Apple // Module Replacement Procedures	requency plytaer circuit
Cratic Backston	Detailed Hardware Description	Apple /// Dealer Service Diagnostics Reference	A/// System liming Diagrams
Commend Register	Schematic Darre 1 ter	Apple /// Assembly Drawings	Utden State Counter
Control Resignation			VALUE OF THE COUNTY OF THE COU
Studie Serial Port	combonent rayour	GENERAL APPENDIX	
	Alf EMULATION	Apple /// System Overview	Apple /// Video Logic Block Diagram
SYSTEM CLOCKS & TIMING	All Emulation Restrictions	Apple // System monton	Hires Mode Page 1, B/W, 280 X 192
Main Clock C14M	The Color Video Connector	Apple // Dost orent Circuit Function Areas	Hires Mode Page 2, B/W, 280 X 192
Frequency Divider	The High-Resolution Graphics (Hi-Res) Mode	How to Read Prom (Rom) Logic Expressions	280 X 192 Color Hires Mode Page l
"Q" Timing	The Speaker	Prom (ROM) Logic Expressions	280 X 192 Color Hires Mode Page 2
Treese	The Cassette Interface	Ascii Conversion Tables	Super Hires Mode Page I
AX, PREIM, & CIM	Input/Output Special Locations		Super Hires Mode Page 2
KAS (Kow Address Strobe(Select))	A/D Selection		Anires lest rage I
Horizontal Section	Strobe Output		AND MORE!
Vertical Section	Autostart ROM/Monitor ROM		

mappia computar inc.

TABLE OF CONTENTS

		PAGE
SECTION I.	THEORY OF OPERATION	
CHAPTER 1	INTRODUCTION	
	General Description	1.1
	Simplified Functional Description	1.4
	The Main Logic Board	1.4
	The Memory Board	1.6
	The Keyboard PCB	1.7
	The Disk Drive	1.7
	The Apple /// Power Supply	1.7
CHAPTER 2	MEMORY & MEMORY ADDRESSING	
	Introduction to the Apple /// Memory	2.1
	Simplified Memory Logic	2.1
	Memory Addressing: Block Flow	2.4
	The Processor	2.4
	Memory Address Multiplexer	2.6
	RAS/CAS Decode	2.6
	Alternate Stack	2.10
	Memory & Memory Addressing Appendices	2.12
CHAPTER 3	THE VERSATILE INTERFACE ADAPTER	
	General	3.1
	VIA 6522 Pin Descriptions	3.1
	VIA Functional Description	3.6
	Interrupt Operation	3.8
	6522 VIA Environment and Control	3.10
	VIA (FFDX)	3.12 3.15
	VIA (FFEX)	3.13
	VIA Appendices	3.10
CHAPTER 4	THE ACIA	
	The 6551 Asynchonous Communications	
	Interface Adapter	4.1
	Status Register	4.3
	Command Register	4.4
	Control Register	4.5
	Simple Serial Port	4.6
CHAPTER 5	SYSTEM CLOCKS & TIMING	
	Main Clock C14M	5.1
	Frequency Divider	5.1
	"Q" Timing	5.1
	HPE* Freeze	5.5
	Ax, PREIM, & CIM	5.5
	RAS (Row Address Strobe[Select]) Video Horizontal & Vertical State Counters	5.5 5.7
		5.7 5.7
	Horizontal Section Vertical Section	5.10
	ACTUICAL SECTION	2.10

CHAPTER 6	VIDEO DISPLAY LOGIC	
	Display Modes	6
	Introduction	6.
	40 Character Apple][6.
	40 Character Apple ///	6.
	80 Character Black & White Apple ///	6.
	Black & White Hires	6.
	Medium Resolution 16 Color Graphics Apple ///	6.
	Super Hires Apple ///	6.
	Apple /// Hires	6.
	Super Hires Apple ///	6.
	Video Appendix	6.
CHAPTER 7	INPUT/OUTPUT	
	Description	7.
	Interface Control Signals	7.
	Interrupts	7.
	Addressing the I/O	7.
	The Input Operation	
	The Output Operation	7.
	The Output Operation	7.
	System Timing	7.
	the A/// Joystick	7.
CHAPTER 8	THE KEYBOARD	
	The Keyboard	8.
	Reading the Keyboard	8.
	Keyboard Codes	8.
	The Apple][Emulation Mode	8.
	Electronic Circuit Description	8.
	The Repeat Function	8.
	The Reset Function	8.
	Keyboard Light	8.
CHAPTER 9	POWER SUPPLY	
	The Apple /// Power Supply	•
	The Basic Switching Power Supply	9.
	How it works!	9.
	•	9.
	Detailed Hardware Description	9.
	Schematic	9.
	Parts List	9.
	Component Layout	9.
CHAPTER 10	A][EMULATION	
	A][Emulation Restrictions	10.
	The Color Video Connector	10.
	The High-Resolution Graphics (Hi-Res) Mode	10.
	The Speaker	10.
	The Cassette Interface	10.
	Input/Output Special Locations	10.4
	A/D Selection	10.
	Analog Inputs	
	Strobe Output	10.
	Autostart ROM/Monitor ROM	10.
	MUN 101110H NOW NOTE OF AUGUST AND AUGUST AU	10.

mappia compu	tar inc.	
Andrew consider		
	The System Monitor	10.6
	Built-In I/O Locations	10.8
	Peripheral I/O	10.10
	The Joystick Ports	10.11
	Peripheral Connector Pinout	10.14
	Peripheral Connector Signal Description	10.15
	ROM Listings	10.18
CHAPTER 11	SCHEMATIC DIAGRAMS	
	Annotated Schematic Diagrams	11 1
	Annotated Schematic Diagrams	11.1
CHAPTER 12	DISK SUBSYSTEM	
	Theory Of Operation	12.1
	Disk Conditioning Circuit	12.1
	Analog Card	12.4
SECTION II.	SERVICING INFORMATION	
BEGITON II.	SERVICING INFORMATION	
CHAPTER 13	TESTING & TROUBLESHOOTING	
	Apple /// Final Test Procedure	13.1
	16 Sector Disk /// Final Test (1000T)	13.9
	Apple /// Troubleshooting (Module Level)	13.11
	5 Volt Memory Board Ram Troubleshooting Procedure	13.16
	The Apple /// Troubleshooting Flowchart (Component)	13.28
CUARMED 1/		
CHAPTER 14	PARTS LAYOUT AND PARTS LIST	
	Apple /// IC Parts by Location	14.1
	Apple /// Indented Bill of Materials	14.4
CHAPTER 15	WIRE LIST	
	Wire List	15 1
	HARO MADE	15.1
CHAPTER 16	MODULE REPLACEMENT PROCEDURES & ASSEMBLY DRAWINGS	
	Apple /// Module Replacement Procedures	16.1
	Apple /// Dealer Service Diagnostics Reference	16.25
	Apple /// Assembly Drawings	16.32
	·	
CHAPTER 17	GENERAL APPENDIX	
	Apple /// System Overview	17.1
	Apple /// System Monitor	17.3
	Apple /// Logic Signal Source	17.5
	Main Logic Board Circuit Function Areas	17.9
	How to Read Prom (Rom) Logic Expressions	17.10
	Prom (ROM) Logic Expressions	17.11
	Ascii Conversion Tables	17.19

computer inc.

LIST OF TABLES & ILLUSTRATIONS

AIII System Block Diagram (Illustration)	1.2
AIII System Block Diagram - Detailed (Illustration)	1.5
System Functional Block Diagram	1.5
The 12 Volt Memory Board (128K Configuration)	1.6
The 5 Volt Memory Board (128K Configuration)	1.7
The Apple /// Main Logic Board (Module)	1.8
The Apple /// Detailed System Functional Block Diag	raml.9
The Apple /// Memory Map	2.2
Simplified Memory Address Block Diagram	2.3
Block Diagram Memory Address Logic	2.5
RAS/CAS Decode Logic Block Diagram	2.7
	2.8
Indirect Addressing (Listing)	2.12
Memory & Memory Addressing Appendix	
Apple /// Memory Map	2.13
Memory Map Space Allocations	2.17
Address Logic Truth Table	2.18
The Apple /// Memory Board (12V)	2.19
The Apple /// Memory Board (5V)	2.20
The 5 Volt Memory Board (256K)	2.21
How to READ PROM (ROM) Logic Expressions	2.22
RAM Logic Expression	2.23-2.28
MPU Registers	2.29
Block Diagram of the 6522 VIA	3.2
Addressing 6522 VIA Internal Register	3.2
	3.11
VIA FFDX Internal Register Summary	3.14
VIA FFEX Internal Register Summary	
VIA Appendices	3.18
The ACIA Block Diagram	4.2
ACIA Control Register	4.11
ACIA Command Register	4.11
ACIA Status Register	4.12
ACIA Pin Configuration	4.12
Main Clock 14Mhz Circuit	5.2
Frequency Divider Circuit	5.2
A/// System Timing Diagrams	5.3-5.6
1 to 2 Mhz Gearshift	5.8
Video State Counter	5.8
Video Scan Decode ROM	5.9
	6.9
Video Appendix Apple /// Video Logic Block Diagram	6.10
	6.11
Hires Mode Page 1, B/W, 280 X 192	6.12
Hires Mode Page 2, B/W, 280 X 192	
280 X 192 Color Hires Mode Page 1	6.13
280 X 192 Color Hires Mode Page 2	6.14
Super Hires Mode Page 1	6.15
Super Hires Mode Page 2	6.16
Ahires Test Page 1	6.17

papple computer inc.


Ahires Test Page 2	6.18
Color Bar & Gray Scale Test	6.19
Apple][Text Mode Page 1	6.20
Apple][Text Mode Page 2	6.21
Sara 40 Column Text Mode Test	6.22
Sara 80 Column Text Mode Test	6.23
Video Mode Truth Tables	6.24
Video Circuit Schematic	6.25
Video Output types	6.26
Video Output Type (Circuit diagrams)	6.27
Video ROM Logic Expressions	6.29
Video ROM Circuit truth table representation	
Color Video Connector Description	6.31
I/O System Timing Diagram	7.4
Peripheral Connector Pinout	7.7
Peripheral Connector Signal Description	7.8
Pin Signal Assignment	8.9
Keys & Associated ASCII Codes	8.10
Keyboard Circuit Schematic	8.12
Reset Circuit Schematic	8.13
A/// Power Supply Parts Layout	9.2
Switching Power Supply Block Diagram	9.4
Switching Power Supply Circuit Block Diagram	9.5
A/// Power Supply Schematic Diagram	9.8
A/// Power Supply Parts List	9.10
A/// Power Supply Parts Layout	9.13
A/// Schematic Diagrams	11.1-11.12
Disk Conditioning Circuit Schematic	12.2
Analog Card A/// Circuit Schematic	12.5
A/// Internal Disk Assembly Drawing	12.8
Install Disk Drive Illustration	12.9
Apple /// Disk Enables	12.10
Main Logic Board IC Designators	14.3
Apple /// Logic Signal Source	17.5
Main Logic Board Circuit Function Areas	17.9
How to Read Prom (Rom) Logic Expressions	17.10
Prom (ROM) Logic Expressions	17.11
Ascii Conversion Tables	17.19

viii



Apple /// Computer Information

Apple /// Service Reference Manual



Section I of II • Theory of Operation

Chapter 1 • Introduction

Written by Apple Computer • 1982



INTRODUCTION

GENERAL DESCRIPTION

The Apple /// is a personal computer for the professional. It has the capabilities to run very involved programs since it can have up to 256K of RAM. The overall unit has been designed to incorporate the best features and options that make it a complete personal computer. The Apple][emulation mode allows users to run most Apple][software. However, minor modifications may be required for some Apple][programs or other peripheral devices.

The base system has a full ASCII keyboard which includes a 13-key numeric key pad with two special function keys. There are four cursor control keys. The A/// has two special repeat features: 1) each key repeats when held depressed, and 2) a high-speed repeat is activated with the Solid Apple key. It's typewriter style keyboard is sculptured for maximum typing speed and accuracy.

The Apple /// has a built-in disk drive (140K bytes) and controller which is capable of supporting three additional external drives without additional interfacing. One interesting feature is that the two drives may be on at the same time. This increases the disk-to-disk transfer effectiveness. The Apple /// can also be used with "Profile"- Apple's 5 Megabyte hard disk for mass data storage.


A built-in RS-232 port, located on the back panel, allows you to connect the Apple /// to letter quality printers, high-speed data collection devices, modems, and other serial input/output devices using RS-232-C protrocol. The A/// has two joystick ports for games, sophisticated cursor control, or silentype operation.

The Apple /// has 8 different modes of video operation. B/W Text in 40 and 80 column, a 40 column 16 color text mode (where the foreground and background of each character can be defined). The Apple][graphics modes are duplicated and there are three more graphics modes: a super black and white Hi-Res, 16 color Hi-Res, and 16 color medium resolution graphics. The eight mode is actually a utilizatin of the color text mode where the user defines the character image and builds video images with these "character sets". Since the video character generator is RAM, not ROM, as in the Apple][, it provides the user with the capability of defining character sets to display whatever the user wants. Three video outputs are provided at the back panel; these are black and white, NTSC color composite, and RGB video for exceptional color purity and resolution.

The Apple ///'s Central Processing Unit (CPU) can be "interrupted" by peripheral devices whenever they require CPU control. Alternatively the CPU can poll the devices to determine which needs attention, thereby minimizing the software required for peripheral control.

There are more features in the Apple /// such as, a built-in clock/calender, a hardware beeper to simplify programming, a six-level D/A converter for more

A III SYSTEM BLOCK DIAGRAM



DEFINITIONS

MPU - MICROPROCESSOR

FIG 1.1

M - READ ONLY MEMORY A - VERSATILE INTERFACE ADAPTER: A SPECIAL PURPOSE PROCESSOR

ACIA - ASYNCHRONOUS COMMUNICATIONS INTERFACE ADAPTER PROVIDES

RS232 COMMUNICATIONS CAPABILITY.

A/D - ANALOG TO DIGITAL CONVERTER

papple computer inc.

complex tone generation, and the duplication of the speaker function of the Apple][.

As you can see there are many onboard features that would fully load an Apple][, yet the Apple /// has four expansion slots for additional user interfacing. As you read this document and learn how it works, you will appreciate its capabilities, design, and usefulness.

SIMPLIFIED FUNCTIONAL DESCRIPTION

The Apple /// is not an easy machine to understand. It has been designed to emulate the Apple][and has done many operations in a different manner, while adding many enhancements which contribute to its complexity. To understand the system structure it is best to start building functional blocks and gain an understanding of each separately, and then comprehensively.

There are five major parts (modules) to the Apple ///. These parts are:


- Main Logic PCB this board functions primarily as a processor and device controller. Many functions are integrated into the board, including the disk controller.
- 2) Memory PCB this board stores data/programs temporarily (until power is removed).
- 3) Keyboard PCB this is the primary input device provided to the user.
- 4) Disk Drive Mass storage device for storing data.
- 5) Power Supply provides the voltages and regulation required to keep everything else working.

THE MAIN LOGIC BOARD

The Main Logic Board is easily identified by its large size and mass quantities of integrated circuits (IC's).

Referring to the block diagram of Figure 1.1 we encounter the microprocessor (MPU), Boot/Monitor ROM, address decode/select circuitry, the Versatile Interface (VIA) containing the bank switch register and the sound register, the VIA containing the environmental and zero page registers, the Asynchronous Communications Interface Adapter (ACIA), analog to digital circuit (joystick inputs), the expansion I/O slots, disk controller, keyboard encoder, video generator, RAM, RAM address circuits, and the system and video timing circuits. Whoso, now you see why it's so big!

Figure 1.1 shows the Apple /// in it's simplest form and presents its expanded I/O capability. On the other hand, the System Functional Block Diagram displays the system in more detail and presents a sophisticated system using some highly unique designs. Some definitions have been provided for some of the terms used in the block diagram.



capple computer inc.


It is best to think of the Apple /// processor as more than just the MPU chip. The processor/controller is actually comprised of many components. The most significant of these are the MPU and the two VIA's. Because of the system's complexity and memory size, the MPU must have extended addressing. Extended addressing is accomplished thru bank switches, environmental register, and a zero page register.

The Apple /// system is interrupt driven. In order to efficiently use processing time, only those devices that allow programs access to the processor are serviced. In fact the processor can even totally mask (disable) the reset key.

THE MEMORY BOARD

The other PCB in the Apple /// is the memory board. It is mounted on the Main Logic Board by two rows of pin connectors. There are two distinct types of memory boards. The early memory board version is commonly refered to as the 12V Memory Board. Below is an illustration of this board.

THE 12 VOLT MEMORY BOARD (128K CONFIGURATION)




With the correct Main Logic Board configuration, this board can have up to 128K RAM (without modification). The board uses 16K and 32K RAM chips.

The latest memory board version is called the 5 Volt Memory Board. This board, illustrated in the accompanying pages, can be configured for 128K or 256K RAM. The 5 Volt Memory Board, however, requires the correct Main Logic Board configuration.

mapple computer inc.

THE 5 VOLT MEMORY BOARD (128K CONFIGURATION)



THE KEYBOARD PCB

This has to be one of the nicest keyboards around. The sculptured keys are a delight to touch. The Apple /// does not have an on board keyboard encoder - the keyboard encoder is on the Main Logic Board. The keyboard is basically a matrix of switches. The keyboard is connected by means of a 26 pin ribbon cable to the Main Logic Board.

THE DISK DRIVE

The disk drive is similiar to the Disk][. The major difference between the Disk][and the Apple /// drive are the door, the bezel, and the Analog Card. Disk switch detection circuitry has been added to the Disk /// Analog Card. Through daisey-chaining you can have up to three (3) external disk drives.

THE APPLE /// POWER SUPPLY


The power supply, accessible from the bottom of the Apple ///, is housed in the casting. It is a "switching type" power supply that supplies the following voltages:

- o +5.0 VDC
- o +11.8 VDC
- o -5.0 VDC
- o -12.0 VDC


yet, it consumes less power than a 100 Watt light bulb. The power supply also has several protection features, ie. overvoltage protection.



Now that we have taken a tour of the contents of the Apple /// let us begin to learn the inner workings.




THE APPLE /// MAIN LOGIC BOARD (MODULE)





Apple /// Computer Information

Apple /// Service Reference Manual



Section I of II • Theory of Operation

Chapter 2 • Memory & Memory Addressing

Written by Apple Computer • 1982

capple computer inc.

MEMORY & MEMORY ADDRESSING

INTRODUCTION TO THE APPLE /// MEMORY

In looking at the Apple /// and its memory we are immediately posed with the problem of how the 6502 processor can handle 128K of RAM, 4K of ROM, and a heavy array of internal and external I/O devices. The Apple /// does indeed do just that, and, further, has the hardware capability of controlling an additional 128K of memory (for a total of 256K).

This "magic" is accomplished by Bank Switching technology. At any one time, the processor can directly address 65K locations. With the addition of the Bank Switch Register, an extended addressing register, the program can call up different banks of 32K RAM space. With other software switches, ROM and all I/O locations can be replaced with RAM. [See Figure 2.1]

The first 8K of memory, from locations 0000 to 1FFF, are fixed. The 32K memory from locations locations 2000 to 9FFF are electrically switchable. The Apple /// can choose any of 15 banks to place in this area at any one time. The maximum amount of storage on the Apple ///, therefore, is equal to 15 Banks x 32K per bank + 32K fixed storage. By comparison, a 128K system would have three banks, a 256K system would have seven, etc.

In addition, the area in the fixed bank from location COOO to CFFF can be switched from RAM memory to I/O space for the slots. The area from FOOO to FFFF is also switchable. When the machine is turned on, this area is ROM containing the startup program. This program runs a quick system check then loads SOS in from the internal drive. SOS then switches this area back to RAM.


The extended addressing mode allows any two adjacent banks, N and N+1, to be addressed as a contiguous 64K RAM space. Addresses 0000 to 7FFF are mapped into bank N while addresses 8000 to FFFF are mapped into bank N+1.


The Apple /// has the capability for variable Zero Page locations and Alternate Stack locations. All these features give the Apple /// great flexibility. They also provide means for very large application programs, or applications that need large amounts of RAM space for data crunching.

SIMPLIFIED MEMORY LOGIC

If we simplify the memory and memory address logic we get three basic elements:

- o the processor
- o the RAM address circuits
- o the RAM array





apple computer inc.

In this discussion, the processor is more than just the microprocessor chip; it also contains various external registers and control ROMs which enable the extended addressing and bank switch modes. [Refer to Figure 2.2.]

Very simply, the processor presents an address for memory cycle, which is multiplexed into the address bus, ARX, and is decoded to develop the RAS (Row Address Strobe) and CAS (Column Address Strobe) to the RAM array (RAM group A & B). The direction of the data is controlled by Read/Write*. The selection of which RAM group is being gated to the data bus is controlled by the CAS decode circuits.

The display is memory mapped, the Screen time-shares the RAM on the opposite phase of the processor clock. Both the screen and the processor are running at a lMHz rate, which means that the RAM is running at a 2MHz rate. One new feature of the Apple /// is that the processor is able to make use of the other "phase" while the screen is off. In other words, any time the screen is off, the processor may run at a full 2MHz rate.

MEMORY ADDRESSING: BLOCK FLOW


As more detail is added, it is possible to see the basic elements of the complete memory system (For now, we are not considering any to the hardware or I/0).

- o In the memory addressing logic of Figure 2.3, the processor now shows the MPU and the two registers for expanded addressing capacity:
 - the bank address register
 - zero page register
- o The address circuit is comprised of two sections:
 - the address multiplexer
 - the RAS/CAS decoder
- o The RAM array is expanded to show the eight RAMs.

It should be noted that this diagram depicts a 128K system (with a 12V Memory board), and that each of the RAMs shown actually represents eight RAM chips, one for each bit. Each RAM contains 16K bytes. The dotted lines indicate the row of chips that contain the 32K RAM chips. These are actually two 16K RAMs which reside on the one IC package.

THE PROCESSOR

The MPU is isolated from the rest of the memory by various buffers, muxes, and registers. The mux switches in the Zero Page register whenever the MPU is attempting to reference the zero page.



mappia computar inc.

- o The register may contain the true zero page or may be set to any of 255 other values, under program control.
- o The zero page register resides in the VIA and is accessed at FFDO. (On the Main Logic Board this is the VIA at location B6.)
- o The Bank Register is located in the other VIA and is accessed at FFEF (at location B5). Zero page selection is independent of bank selection.

MEMORY ADDRESS MULTIPLEXER

The Memory Address Mux provides the four sets of addresses to the RAM array. They are:

- o MPU RAS
- o Video RAS
- o MPU CAS
- o Video CAS

These are time multiplexed by the four states determined by AX* line which is held at a steady state, allowing the processor full access to the RAM.

The Video addresses are much the same as in the Apple][. There is a minor difference in the Summing Circuit, but the technique of condensing undisplayed addresses is the same. There is an additional consideration in the Apple ///, which has a feature requiring additional control of the Video lines. This new feature is called slow scrolling of the screen.

Slow scrolling is accomplished in the Video Mux ROM by the arithmetic offset of the VA, VB, and VC lines. This offset causes characters to be fetched from memory in advance of where the screen actually thinks it is. The character array on the screen shifts up the number of dots determined by the binary weight of the VBX lines. The processor, by monitoring the Vertical Blanking, can then step the VBX lines and scroll the screen by moving in new lines at the bottom, removing the top line, and placing it at the bottom, thus rolling the display.

RAS/CAS DECODE

The RAS/CAS decode circuit is made from four ROMs, a latch, and a latching mux. The basic inputs to the circuit are:

- o the Address Bus
- o the Bank Switches
- o the Zero Page Select

capple computer inc.

INDIRECT ADDRESSING

LDA (Z PAGE), Y Y REG = \emptyset

2000 B1 LDA (Z PAGE), Y OP CODE

2001 05 ZPAGE ADDRESS

√ 20005 CD (1st. 8 BIT BYTE)

√ 20006 AB

✓ (2nd. 8 BIT BYTE)

✓ Put together to get indirect address

✓ 20006 AB

✓ (2nd. 8 BIT BYTE)

✓ 2nd. 8 BIT BYTE

ABCD > LOAD ACCUMULATOR FROM ABCD

\$- 2002 NEXT OP CODE

FIG 2.5

Apple /// Computer Information • Apple /// Level 2 Service Reference Manual IF ZPAGE = 18-1F (IF ZERO PAGE FALLS BETWEEN THE RANGE OF 18-1F) LDA (ZPAGE). Y OP CODE 2000 **B1** ZPAGE ADDRESS 2001 **15 1805** \Box 16-BIT READ 1806 AB> 1406 82 ►2ABCD -FLAG 1=EXTENDED INDIRECT LOAD ACCUMULATOR NEXT OP CODE Ø=NORMAL INDIRECT ABK2 ABK1 EXTENDED ADDRESS ABKØ

pappika computar inc.

[Refer to Figure 2.4]

Normal or Direct Addressing looks at the address and current bank selection, and enables the appropriate array of 64K RAM. This Direct Addressing always uses RAM 0 and RAM 3. Bank switches determine which of the RAM pairs is used for the other 32K of RAM.

It should be noted that on any read cycle, one RAS line and two CAS lines are selected. In this way, two bytes are always presented to the video circuits and the data selector. During a write cycle only one of each is selected.

The dual byte read usually provides only the information for the new video modes, but there is a new special memory fetch cycle built into the hardware. It is a special extended Indirect Addressing scheme which places the entire memory in virtual access.

By using Indirect Addressing through the zero page containing the 16 bit address, an instruction can address any of the 64K bytes contained in the bank pair. Thus any of the 32K byte RAM banks can be paired with any of their neighbors to form a 64K byte virtual address space.

If, during a zero page reference the zero page register has a value between \$18 and \$1F (\$ means hexadecimal), a special Indirect Mode is called up. This mode looks at the sister fetched data byte on the RAM address bus and also looks at the high order bit. See Figures 2.5 and 2.6.

This special Indirect Mode is determined by the zero page register (X page = Z page EOR \$OC) If the bit is zero, the mode is not actualized and the reference continues in a normal manner in the presently selected bank arrangement. But if the High Order Bit (DA7) is high, the bank control mux latch switches to the state determined by the state of the DAO-DA2 lines. This allows the program to have access to another array of special zero pages.

When the system is in this special extended Indirect Mode, the I/O and LSI are totally disabled and the RAM is enabled to the data bus.

ALTERNATE STACK

Alternate Stack, the new feature of the Apple ///, is not shown in the block diagrams. One of the bits of the Environmental Register (from one of the VIAs) is the Alternate Stack Switch. If the Alternate Stack Switch is selected, the stack associated with that zero page is either the one after the zero page, if the zero page reference is even, or the one previous if the reference is odd (i.e., if zero page is 2B then the stack is located in 2C; if the zero page is 31 then the stack is in 30).

OTHER BANK SWITCHING

Earlier it was mentioned that the processor can access RAM associated with the addresses that are normally with I/O, ROM, and other circuits. Looking again at the Environmental Register, there are several switches that enable or disable I/O, ROM, and other circuit address decoding. If these switches are

mapple computer inc.

selected to disable their associated function, the control ROM, which develops the enable for the RAM data selector, senses the fact that no hardware is being selected and allows RAM data to be read on the bus. No other special enables are needed since RAM is always read for every address presented. It should be noted that a special RAM write enable is used to prevent inadvertant writing into the RAM space associated with the hardware while the hardware is enabled.



MEMORY & MEMORY ADDRESSING APPENDIX

The attached figures and illustrations are provided for your reference. Little or no explanation has been provided.

This Appendix contains:

- o THE APPLE /// MEMORY MAP
- O MEMORY MAP SPACE ALLOCATIONS
- o ADDRESS LOGIC TRUTH TABLE
- o 128K 12V MEMORY BOARD: PHYSICAL MEMORY
- o THE 5V MEMORY BOARD: PHYSICAL MEMORY
- o ADDRESSING LOGIC EXPRESSIONS
- o MPU REGISTERS



APPLE /// MEMORY MAP

SOS MEMORY ALLOCATION

Location	Assignment
0000-1FFF	SOS and Interpreter Workspace
2000-9FFF	Bank O Graphics Page 1 and 2
2000-9FFF	Bank 1 Program
2000-9FFF	Bank 2 Driver and Interprter
A000-BFFF	Interpreter
C000-CFFF	I/O or SOS Kernal (Bank switchable to RAM)
D000-EFFF	SOS Kernal
F000-FFFF	Boot ROM OR SOS Kernal

ADDRESS ASSIGNMENT

ADDRESS	ASSIGNMENT
(HEX)	(FUNCTION)
(/	(10.0220.)
0000-00FF	Zero Page
0100-01FF	Stack
0200-02FF	Input Buffer
0300-03FF	Open
0400-07FF	Lo-Res Display (Primary) and text
0800-0BFF	Lo-Res Display (Secondary) and text
OCOO-OFFF	Open-Reserved for system space
1000-1FFF	Open
2000-3FFF	Hi-Res Pgl (Primary) switchable to RAM
4000-5FFF	Hi-Res Pgl (Secondary) switchable to RAM
6000-7FFF	Hi-Res Pg2 (Primary) switchable to RAM
8000-9FFF	Hi-Res Pg2 (Secondary) switchable to RAM
A000-BFFF	Open
C000-C07F	System I/O
C000	Keyboard "A" bus data
C001-C007	Same as 0000 but not used
C008	Keyboard "B" bus data
C009-C00F	Same as COO8 but not used
C010	Keyboard reset
C011-C02F	Not used in Apple III
C030	Toggle the speaker like in A-11
C031-C03F	Same as CO30 but not used
C040-C040	Sound hardware beeper
CO4E	Character Ram Disable
CO4F	Character Ram Enable
C050	Clear Text Mode
C051	Set Text Mode
C052	Clear Mix Mode
C053	Set Mix Mode
C054	Clear PG2 Mode

capple computer inc.

```
C055
              Set PG2 Mode
C056
              Clear HIRES Mode
C057
              Set HIRES Mode
C058
              Clear EMSOT PDLO
C059
              SET ENSOT PDLO
              Clear PDL2 (A/D Addr 2)
CO5A
C05B
              Set PDL2
CO5C
              Clear PDLEN (A/D Ramp Start)
CO5D
              Set PDLEN
CO5E
              Clear AXCO (A/D Addr 1)
CO5F
              Set AXCO
C060,C068
              Read SWO
C061, C069
              Read SW1/MGNSW
C062,C06A
              Read SW2
C063,C06B
              Read SW3/SCO
C064,C06C
              Read IRQ3
C065,C06D
              Read IRQ4
C066,C06E
              Read PDLOT (A/D Ramp Stop)
C067,C06F
              Read MUXI (PRAS Control)
C070
              Access Real Time Clock
              Sames as CO70 but not used
C071-C07F
CO80-COFF
              I/O Scot Device Enable
CO8F
CO9X
              NDevice Select 1
              NDevice Select 2
COAX
              NDevice Select 3
COBX
COCX
              NDevice Select 4
              Clear DS AO
CODO
                             A0,A1=0,0=no select
COD1
              Set
                   DS AO
                                    1,0=Ena 1 Exit
COD2
              Clear DS Al
                                    0,1=Ena 2 Exit
COD3
                    DS A1
              Set
                                    1,1=Ena 3 Exit
COD4
              Clear Enable 1 Int
COD5
              Set Enable 1 Int
COD6
              Clear Side 2
COD7
              Set
                    Side 2
              Clear SCR
COD8
COD9
              Set
                    SCR
              Clear ENCWRT
CODA
CODB
                    ENCWRT
              Set
CODC
              Clear ENSEL
CODD
              Set
                    ENSEL
CODE
              Clear ENSIC
CODF
              Set ENSIO
COEO
              Clear DPHO (also VAL)
COE1
              Set
                   DPHO
COE2
              Clear DPH1 (also VBI)
COE3
              Set
                   DPH1
COE4
              Clear DPH2 (also VCI)
COE5
              Set DPH2
COE6
              Clear DPH3
COE7
              Set DPH3
COE8
              Disable Motor Drive (strt 2 sec to) COE9 Enable Motor Drive
C0EA
              Enable Ext
COEB
              Enable Int
                                   2.14
```

computer inc.

```
COEC
              Clear Q6 Note: Q6, Q7 control read
COED
              Set Q6 write, and sense write
COEE
              Clear Q7 protect
              Set Q7
COEF
              6551 Rec Data Reg
COFOr
COFOw
              6551 Xmit Data Reg
              6551 Status Reg
COF1r
              6551 Program reset
COF1w
COF2r/w6551
              Command Reg
              Control Reg
COF3r/w6551
CIXX
              NIO Select 1
C100-C7FF
              I/O Slot individual ROM Space
              Slot 1 Firmware
C100
C1FF
              NIO Select 2
C2XX
              Slot 2 Firmware
C200-C2FF
              NIO Select 3
C3XX
C300-C3FF
              Slot 3 Firmware
C3FF
               NIO Select 4
C4XX
C400-C4FF
               Slot 4 Firmware
C500-C7FF
               Run Space only
C800-CFFF
               Expansion Rom Firmware
               Open (system software)
D000-DFFF
               Bank switchable between Rom and Ram
E000
               Always Ram
FFCX
               Port B VIA-73 "Zero Page Reg"
FFDO
               Port A VIA-73
FFD1
               DDR B VIA-73
FFD2
FFD3
               DDR A VIA-73
               Timer 1 low Latch (w)/Counter (r)
FFD4
               Timer 1 High Counter
FFD5
               Timer 1 Low Latches
FFD6
               Timer 1 High Latches
FFD7
               Timer 2 Low Latch (w)/Counter (r)
FFD8
               Timer 2 High Counter
FFD9
               Shift Register (serial print)
FFDA
               Aux Control Reg VIA-73
FFDB
               Peripheral Control Register
FFDC
FFDD
               Interrupt Flag Register (73)
               Interrupt Enable Register (73)
FFDE
               ORA/IRA With no handshake
FFDF
               Port B (97) (sound and slot NMI)
FFEO
               Port A (97) Banksw and IRQ's
FFE1
               DDR B (97)
FFE2
               DDR A (97)
FFE3
FFE4
               Timer 1 Low Latch/Counter
FFE5
               Timer 1 High Counter
FFE6
               Timer 1 Low Latches
               Timer 1 High Latches
FFE7
               Timer 2 Low Latch/Counter
FFE8
FFE9
               Timer 2 High Counter
               Shift Register (97)
FFEA
FFEB
               Aux Control Register (97)
                                     2.15
```

capple computer inc.

FFEC	Peripheral Control Register (9/)
FFED	Interrupt Flag Register (97)
FFEE	Interrupt Enable Register (97)
FFEF	ORA/IRA with no handshake
FFEO	Ram/Rom Bank
FFF1	E/O Bank Switch
FFF2	2 MHz/MHZ Mode Switch
FFF3	Hires Bank Switch
FFF4	Screen Enable
FFF5	Display Modes
FFF6	Zero Page Register
FFF7	Interrupt Control
FFFF	•


appie computer inc. MEMORY MAP SPACE ALLOCATIONS 0000 0100 PRIMARY ZP. PRIMARY STACK 0200 0400 TEXT DISPLAY 0600 1000 IMAGE PAGES 1800 SPECIAL ZERO **PAGES** 1FFF 2000 2-6 BANK 7 BANK 0 BANK 1 (HIRES) RAM D-4 RAM 6 RAM I RAM B 9FFF A000 I/O DEV C000 SLOT 1 C100 C000 C200 SLOT 2 C300 SLOT 3 C400 C500 SLOT 4 C4FF C800 C800 SHARED 0000 CFFF F000 ROM 2 ROM 1 **FFFF** ** FFCX, FFDX, FFEX ARE ENVIRONMENT ADDRESSES 2.17


Apple Computer Inc • 1982

Page 0037 of 0730

			<u> </u>	
STATE	MAY GEN RAS ADD.	VIOSO GEN KAS ADP	PORSI & MPU GEN	UDEU GEN CAS APP
AR6	A7	φΛ	PCASI &	<u>P62</u>
ARS	GA.	23	AI2	mux3
AR4	44	78	AID OPTENSE AILE PERSON AILE	MUZZ
ARS	H3	W	Aloerasa	Ixnw
ARZ	A2	2H	64	V2.V5
ARI	AI	1#	AB	۱۸
ARØ	AØ	ψн	A6	84
AY	0	-	0	1
×	0	O	1	,

ADDRESS LOGIC TRUTH TABLE





HOW TO READ PROM (ROM) LOGIC EXPRESSIONS

- X' -- The single quote at the end of an expression means that the state of the signal is true when low, or it may represent the inversion of the state of the signal.
- * Defines a logic AND operation. The expressions on either side of the asterisk is ANDed.
- + -- Defines a logic OR operation. The expression on either side of the asterisk is OR'd.
- () -- Defines the boundaries of a logic expression. A new expression is defined by what ever is inside of the brackets.

RULES FOR INTERPRETATION

- 1. Always interpret (transform) the expression within the brackets first.
- Interpret AND (*) logic operations before OR (+) operations.


EXAMPLE:

Given: INPUTS: AIISW'

HIRES V2 TEXT V4

MIX VBL

OUTPUT: DHIRES = (AIISW*HIRES*(TEXT+MIX*V2*V4)'+AIISW'*HIRES)*VBL'



mappia computar inc.


A=A11 B=A13 C=A14 D=A15 E=R/WN F=DHIRES G=AY' H=ABK2 I=PRAS1,2 J=PRASO,3 DO=PCASO' D1=PUSELB D2=PCAS3 D3=PCAS3'

PCASO'=(PRASO, 3 * (DHIRES' *AY' +AY* (A15'* A14' * A13' *A11' *R/WN' + A15' *A14' *A13'* R/WN+A15*A14'*A13' *A11)))'

PUSELB=PRASO, 3 * (A15' *A14' *A13' *A11 +A15 *A14 *A13' *A11' +A15 *A14
*A13) +PRASO, 3 *PRAS1, 2 *(A15' *A14' *A13+A15* A14' *A13') +PRASO, 3 *PRAS1, 2 '*(A15' *A14' *A13+A15' *A14 *A13') +PRASO, 3 '* PRAS1, 2
* (A14' *A13' +A14 *A13) +PRASO, 3 '* PRAS1, 2 ' *A14'

PCAS3=PRASO, 3 * (DHIRES ' *AY ' + AY* (A15' *A14' *A13' *A11 + A15 *A14 A13' *A11' +A15 *A14 *A13))

PCAS3'=(PRASO,3 * (DHIRES ' *AY' +AY* (A15' *A14' *A13' *A11+A15 *A14 *A13' *A11' +A15* A14* A13)))'




mipple computer inc.

A=A13 B=A11 C=A15 D=PRASO,3 E=DHIRES F=ABK1 G=ABK2 H=ABK3 I=A14 J=AY' DO=PCAS4,7' D1=PCAS5,6' D2=PCAS1' D3=PCAS2

PCAS4,7'= (AY*PRASO, 3 * (ABK1*ABK2*ABK3'+ABK3* (ABK1' + ABK2'))* (A15' *A14) +AY* PRASO,3 '* (ABK1' *ABK2*ABK3'*A14+ABK1*ABK2*ABK3'+ABK2' *ABK3+ABK1' *ABK2*ABK3*A15') *(A14' *A13+A14*A13))'

PCAS5,6'= (AY8PRASO,3 *(ABK1*ABK2*ABK3' +ABK3* (ABK1' +ABK2'))* (A15'*A14' *A13+A15*A14' *A14'*A13') +AY*PRASO, /3 '*(ABK1'*ABK2*ABK3' *A15+ABK1*ABK2*ABK3*'+ABK2'*ABK3+ABK1'*ABK2*ABK3*A15') *(A14'*A13'A14*A13))'

PCAS2' = (DHIRES *AY' +AY*PRASO,3 *(ABK3'* (ABK1' +ABK2') +ABK1*ABK2*ABK3)
A15' A14+AY*PRASO,3 '*(ABK2'*ABK3'+ABK1'*ABK2*ABK3'*A15) *(A14'
*A13+A14*A13'))'



papple computer inc.

```
A=ABK1
B=ABK2
C=ABK3
```

RAS 258

D=PA15 E=AY' F=PA8

G=ZPAGE'

H=DHIRES

I=RFSH J=ABK4


DO=PRASO,3

D1=PRAS1,2

D2=PRAS4,5

D3=PRAS6,7

```
PRASO,3 = AY'* (DHIRES' +RFSH) + ((ABK4* (ZPAGE*PA8')')'+ABK4* (ZPAGE*PA8)'
'*ABK1* ABK2*ABK3)*AY PRAS1,2=AY'+AY PRAS4,5=AY'+AY*(ABK4* (ZPAGE*
PA8')')'*(ABK1*ABK2*ABK3'+ABK1'*ABK2*ABK3' *PA15+ABK1'* ABK2'*PA15'
+ABK1*ABK2*ABK3) PRAS6,7 +AY'*DHIRES'+AY* (ABK4*(ZPAGE*PA8')')'*
(ABK1* (ABK2' +ABK3')) +AY*ABK4* (ZPAGE*PA8')'* (PA15'*ABK1* (ABK2' +ABK3') +PA15*ABK1'* (AKB2' + ABK3'))
```




capple computer inc.

```
RAS.2.TEXT

A-ABK1
B=ABK2
C=ABK3
D=PA14 5
E-AY'
F=PA8
G=ZPAGE
H=DHIRES
I=RFSH
J=ABK4
DO=PRASO,3
D1-PRAS1,2
D2=PRAS4,5
D3=PRAS6,7
```

- PRASO, 3 =AY'* (DHIRES'+RFSH) + ((ABK4* (ZPAGE*PA8')') ' +ABK1*ABK2*ABK3)
 *AY
- PRAS1,2 =AY'* (DHIRES+RFSH) =AY* (ABK1'* AKB2'*ABK3'* (ABK4* (ZPAGE*PA8') '**PA15)'+ABK1*ABK2*ABK3) +AY*ABK3'* (ABK1'* ABK2* ABK4* (ZPAGE*PA8') '*PA15+ABK1*ABK2*(ABK4* (ZPAGE*PA8') *PA15)')
- PRAS4,5 =RFSH*AY'+AY*ABK2'*ABK3'* (ABK1'*ABK4* (ZPAGE*PA8') 'PA15+ABK1* (ABK4* (ZPAGE*PA8') '*PA15)')
- PRAS6,7 =RFSH*AY'+AY*ABK3'* (ABK1*?BK2'*ABK4* (ZPAGE*PA8') '*PA15+ABK1'*
 ABK2* (ABK4* (ZPAGE*PA8') '*PA15)')




2,26

computer inc.

A=A¹ B=A12 C=A13 D=A14 E=IOSYNC F=SEL2M' G=ABK4 H=PA8 I=15 K=PAGE' DO=S399 D1=PRDY' D2=IND'

S399=ZPAGE*PA8' *A15' *A14' *A13' *A12* A11
PRDY'=IOSYNC *SEL2M *ABK4

IND'= (ABK4* (ZPAGE* PA8') ')'





dappie computer inc.


ENHREG'=DHIRES' *WE2114'


```
U175 1. TEXT
A=VA
B=VB
C=VC
D=VAl
E=VB1
F=VC1
G-DHIRES
H=SCR
I=WE2114'
J=VBL
DO=MUX1
D1=MUX2
D2=MUX3
D3=ENHREG'
MUX1=(DHIRES' +SCR * (VA* VA1' +VA' *VA1) + SCR' *VA) * (VBL' + WE2114)
    +VBL * WE2114'
MUX2=DHIRES* (SCR* (VA* VA1* (VB* VB1' +VB'* VB1)'+ (VA* VA1)'* (VB* VB1'
   +VB * VB1) ) +VB* SCR')
MUX3=DHIRES * (SCR* ((VA* VA1* (VB+ VB1) +VB* VB1) * (VC* VC1'+VC'* VC1)
```

'+(VA* VA1* (VB+ VB1) +VB * VB1) '*(VC * VC1)) +VC* SCR')












Apple /// Computer Information

Apple /// Service Reference Manual



Section I of II • Theory of Operation

Chapter 3 • The Versatile Interface Adapter (VIA)

Written by Apple Computer • 1982



THE VERSATILE INTERFACE ADAPTER

CENERAL

The Versatile Interface Adapter (VIA), as used in the Apple ///, is a very flexible I/O control device which minimizes the discrete control circuitry on the Main Logic Board. There are two VIAs used in the system.

Each VIA contains two 8-bit I/O ports, a serial port, and two 16-bit interval timers, as shown in the VIA Block Diagram. Each of the sections is very flexible and can be utilized in many operating modes. In the Apple ///, however, some of these modes cannot be used because of certain hardware design considerations.

Control of peripheral devices is handled primarily through two 8-bit bi-directional ports. Each line can be programmed as either an input or an output. Several peripheral I/O lines can be controlled directly from the interval timers for generating programmable frequency square waves, or for counting externally generated pulses. To facilitate control of the many powerful features of this chip, an interrupt flag register, an interrupt enable register, and a pair of function control registers are provided.

Before we get into a functional description of how the VIA is used in the Apple ///, let's first go through a pin description of the it.


VIA [6522] PIN DESCRIPTIONS

RES* (Reset) (34)

The Reset input clears all internal registers to logic 0 (except Tl and T2 latches and counters, and the shift register). This places all peripheral interface lines in the input state, disables the timers, shift register, etc., and disables interrupting from the chip. On both VIAs this pin (34) is connected to the RESET* of the system. The system generates the reset at power on, or at depression of the Reset switch in conjunction with the Control key. (Note the latter may be disabled.)

02 (Input Clock) (25)

The Input Clock is the system PREIM (PRE-1 MHZ) clock which operates at 1MHZ and is used to trigger all data transfers between the system processor and the VIA. The PREIM, developed in the system timing circuits, is used within the device to clock the various functions of the registers and timers.



Addressing 6522 VIA Internal Registers

	Select Lines					
Label	RS3	RS2	RS1	RSO	Addressed Location	
DEV	0	0	0	0	Output register for I/O Port B	
DEV+1	0	0	0	1	Output register for I/O Port A, with handshaking	
DEV+2	0	0	1	0	I/O Port B Data Direction register	
DEV+3	0	0	1	1	I/O Port A Data Direction register	
DEV+4	0	1	0	0	Read Timer 1 Counter low-order byte	
					Write to Timer 1 Latch low-order byte	
DEV+5	0	1	0	1	Read Timer 1 Counter high-order byte	
					Write to Timer 1 Latch high-order byte and	
5514.6	ا ا	١.	١. ا		initiate count	
DEV+6	0	!	1	0	Access Timer 1 Latch low-order byte	
DEV+7	0	١	0	1	Access Timer 1 Latch high-order byte	
DEV+8	1	١٥	0	0	Read low-order byte of Timer 2 and reset Counter interrupt	
[Write to low-order byte of Timer 2 but do not	
					reset interrupt	
DEV+9	1	0	0	1	Access high-order byte of Timer 2: reset	
		Ī	_		Counter interrupt on write	
DEV+A	1	0	1	0	Serial I/O Shift register	
DEV+B	1	ō	1	1	Auxiliary Control register	
DEV+C	1	1	0	0	Peripheral Control register	
DEV+D	1	1	o	1	Interrupt Flag register	
DEV+E	1	1	1	0	Interrupt Enable register	
DEV+F	1	1	1	1	Output register for I/O Port A. without handshaking	

apple computer inc.

R/W* (Read/Write) (22)

The direction of the data transfers between the 6522 and the system processor is controlled by the R/W^* line, which is driven by the Internal Read/Write, I R/W^* , signal generated by the processor.

If pin 22 is low, data will be transferred out of the processor into the selected VIA register, as in a write operation.

If R/W is high, data will be transferred out of the selected 6522 register, as in a read operation.

DBO-DB7 (Data Bus) (33-26)

The eight bi-directional data bus lines (in the Internal Data Bus) are used to transfer data between the VIA and the system processor.

- o During read cycles, the contents of the selected register are placed on the data bus lines and transferred into the processor.
- o During the write operation, these lines are high-impedance inputs and data is transferred from the processor into the selected register.
- o When the 6522 is unselected, the data bus lines are at high-impedance. These lines are connected to the Internal Data Bus and are not accessable from the outside world.

CS1, CS2* (Chip Selects) (24,23)

These two chip select lines are connected to direct decodes of the processor's address bus.

- o CS1 on both VIAs is controlled by the signal CS6522, a signal which is qualified by other system consideration.
- o CS2 is driven by the signal FFDX for IC at location B5, and FFEX for IC9 at location B6. The selected VIA register will be accessed when CS1 is high and CS2 is low.

RSO-RS3 (Register Selects) (38-35)

The four Register Select inputs permit the system processor to select one of the 16 internal registers, each of which performs a specific function, of the VIA as shown in the accompanying table.

IRQ (Interrupt Request) (21)

The Interrupt Request output goes low whenever an internal (to the VIA) flag is set and the corresponding interrupt enable bit is at 1. This output is

apple computer inc.

open-drain" to allow the interrupt request signal to be "wired-OR'ED" with other equivalent signals in the system.

PAO-PA7 (Peripheral A Port) (2-10)

The PA port consists of 8 lines which can be individually programmed to act as inputs or outputs under control of a data direction register.

The output is controlled by an output register. Input data may be latched into an internal register under control of the CAl line. All of these modes of operation are controlled by the system processor through the internal control registers.

On standard TTL load, these lines are present in the input mode. Conversely, on standard TTL load, they will drive in the output mode.

CA1, CA2 (Peripheral A Control Lines) (40,39)

The two PA control lines can act as interrupt inputs (as used in the Apple ///) or as handshake outputs. Each line controls an internal interrupt flag with a corresponding interrupt enable bit.

PBO-PB7 (Peripheral B Port) (11-17)

The PB port consists of 8 bi-directional lines which are controlled by an output register and a data direction register in much the same manner as the PA port.


The polarity of the PB7 output signal can be controlled by one of the interval timers, while the second timer can be programmed to count pulses on the PB6 pin.

Peripheral B lines represent one TTL load in the input mode and drive one standard load in the output mode.

CB1, CB2 (Peripheral B Control Lines) (18-19)

The PB control lines act as interrupt inputs or as handshake outputs. As with the CA lines, each line controls an interrupt flag.

These lines also act as a serial port under control of the Shift Register. They have loading and driving characteristics identical to the CA control lines.



dappia computar inc.

VIA FUNCTIONAL DESCRIPTION

Port A and Port B Operation

Each 8-bit peripheral port has a Data Direction Register for specifying whether the Peripheral pins are to act as inputs or outputs.

- O A "O" in a bit of the DDR causes the corresponding peripheral pin to act as an input.
- o A "1" causes the pin to act as an output.

Each peripheral pin is also controlled by a bit in the Output Register and a bit in the Input Register. When the pin is programmed as an output, the voltage on the pin is controlled by the corresponding bit of the output Register. A one in the ORX causes the output to go high; a zero causes the output to go low.

Data may be written into ORX bits corresponding to pins which are programmed as inputs. In this case, however, the output signal is unaffected.

The IRB Register operation is similar to that of the IRA. For pins programmed as outputs, however, there is a difference. When reading the IRB, it is the bit stored in the ORB that is sensed. That means the buffering and gating on the two ports differ in respect to pins programmed as outputs.

See the figures below detailing the data bytes programmed into the DDRs and the two control registers for each of the VIAs. Compare these with the environments of each device.

Timer Operation

Interval Timer Tl consists of two 8-bit latches and a 16 bit counter. The latches are used to store data which is to be loaded into the counter. After loading, the counter decrements at the rate of PREIM.

Upon reaching zero, an interrupt flag will be set; if the interrupt is enabled, the IRQ* will go low. The timer will then disable any further interrupts, or will automatically transfer the contents of the latches into the counter and will continue to decrement.

In addition, the timer may be programmed to invert the output signal on a peripheral pin each tme it "times out." Each of these modes is discussed below.

Timer 1 One-Shot Mode

The interval timer one-shot mode allows generation of a single interrupt for each timer load operation. As with any interval timer, the delay between the write TlC-H (FFD5, FFE5) operation and generation of the processor interrupt

apple omputer inc.

is a di. ... Junction of the data loaded into the timer.

In the one-shot mode, writing into the high order latch has no effect on the operation of Timer 1. However, it is necessary to assure that the low order latch contains the proper data before initiating the count-down with a "write T1C-H" operation.

When the processor writes into the high order counter

- o the Tl interrupt flag is cleared;
- o the contents of the low order latch are transferred into the low order counter;
- o the timer again begins to decrement at the PREIM rate.

After the timer reaches its time out, it continues to decrement until it is reset with the proper write operation.

The processor may read the current count of the timer to determine how long it has been since the interrupt has been set. Reading the counter does not reset the interrupt flag or the timer.

Timer 1 Free-Run Mode

The most important advantage associated with the latches in Tl is the ability to produce a continuous series of evenly spaced interrupts. These interrupts are accomplished in the "free-running mode."

In the free-running mode, the interrupt flag is set each time the counter reaches zero. However, instead of continuing to decrement from zero, the timer automatically reloads the contents of the high and low latches, and continues to decrement from there. In this mode, the interrupt flag can be cleared by writing TlC-H, or reading TlC-L, or by writing directly to the interrupt flag.

It is not necessary to rewrite the timer to enable setting the interrupt flag on the next time-out. All of the interval timers are "retriggerable." Rewriting the counter will always re-initialize the time-out period.

Timer 2 Operation

Timer 2 operates as an interval timer in the one-shot mode only, or as a counter of negative pulses on the PB6 peripheral pin. A single bit in the ACR is provided for this mode selection.

Timer 2 is comprised of a write-only low order latch, a read-only low order counter, and a read/write high order counter.

Timer 2 One Shot-Mode

apple computer inc.

As an interval timer, T2 operates very much like T1 in the one-shot mode. Setting of the interrupt flag, however, will be disabled after the first time out, and it will not be set again until the write T2C-H operation.

The flag can be reset by reading T2C-L, or by writing T2C-H.

Timer 2 Pulse Counting Mode

In the pulse counting mode, T2 serves primarily to count a predetermined number of negative-going pulses on the P6 pin. This is accomplished by first loading a number into T2, which clears the interrupt flag and allows the counter to be decremented by the pulses on PB6. The interrupt flag will be set when T2 is decremented to zero. The counter will continue to decrement.

Note that it is necessary to rewrite the timer to re-enable the subsequent interrupt flags.

Shift Register Operation

The Shift Register performs serial data transfers into and out of the CB2 pin under control of an internal modulo-8 counter. Shift pulses can be applied to the CB1 pin from an external source or, with the proper mode selection, shift pulses generated internally will appear on the CB1 pin for controlling external devices.

The control bits which set the various register modes are located in the ACR. In total, there are eight modes for this register. The primary use of the shift register is control of the serial printer port.

In the FFEX VIA, the shift register can be activated to "count" 8 VBL (Vertical Blanking) pulses. The shift register sets its interrupt flag each time it completes 8 shifts.

Refer to the figure below for descriptions of the various modes of the shift register.

Interrupt Operation

Controlling interrupts within the VIA involves three principal operations. These are:

- o flagging the interrupts
- o enabling the interrupts
- o signalling the processor that an interrupt condition has occurred.

Interrupt flags are set by interrupting conditions which exist within the chip, or on inputs to the chip. These flags normally remain set until the

apple computer inc.

interrupt has been serviced by the processor. To determine the source of an interrupt, the processor must examine these flags in order from highest to lowest priority.

Procedure:

- 1. Read the flag register into the accumulator.
- 2. Shift it right or left.
- 3. Use conditional branch instructions to detect an active interrupt.

Associated with each flag bit is an enable bit. This can be set or cleared by the processor to enable or disable the flag respectively. If a flag bit is enabled and set, it will cause the IRQ* output to go low, thus sending a direct request to the processor. In addition, bit 7 of the flag register is set to allow quick determination of which chip contains an interrupt condition.

The IFR may be read directly by the processor. In addition, individual flag bits may be cleared by writing a "l" into the appropriate bit of the IFR. When the proper chip select and register controls are applied to the chip, the contents of the IFR are placed on the Data Bus. Bit 7 indicates the condition of the IRQ output, however it cannot be directly cleared; all other bits must be cleared in order for this bit to become inactive.

For each interrupt flag in the IFR there is a corresponding bit in the Interrupt Enable Register. This is accomplished by writing to the IER. There are two steps to consider: the enabling write cycle and the disabling write cycle. The cycle is determined by the logic state of bit 7:

- o If bit 7 and the corresponding 0-6 bits are at "1", the 0-6 bits enable their matching flag.
- o If bit 7 is a 0, then the 0-6 bits containing a "l" disable the matching flag.

Refer to the figures to see the data byte configuration and device.

dapple computer inc.

6522 VIA Environment and Control

The description so far has been very general and has not completely detailed the functions of the two VIAs within the Apple //. However, one must be familiar with the many registers and modes to understand how the VIA is utilized and how it can be configured for various operations.

The following figures and tables detail the environment and address locations of each of the registers and I/O pins for the two chips. (Many of the signals are common controls or busses; their descriptions relate to both devices.)

IDO-ID7

The data bus pins of the VIA are connected to the associated pins of the Internal Data bus. When the chip is properly addressed and selected, each of the various registers may be accessed for reading or writing data, control bytes, status or timer states. It is this bus through which all data passes to the system and/or processor.

Reset

The RES pin is connected to the RESET line. The system generates the reset at Power On or when the Reset switch is depressed with the Control key.

(Note: the Control key may be software disabled.)

I R/W*

The R/W* pin is connected directly to the processor's internal Read/Write line. This signal cannot be accessed from the outside world. It is obviously used to control the direction of the data to or from the device.

PRE1M


The 02 clock pin is driven by the PREIM signal developed in the system timing circuits. It is used within the device to clock the various functions of the registers and timers.

CS6522

This signal is developed under Rom decode of various address states or ranges and other mode selections, and drives the CSl line of both VIAs.

A0-A3

The processor's address lines directly drive the Register Select input lines.



ADDRESS	Register Number	RS Coding				Register	Desc	cription
		RS3	RS2	RS1	RS0	Desig.	Write	Read
FFDØ	0	0	0	0	0	ORB/IRB	Output Register "B"	Input Register "B"
FFDI	1	0	0	0	1	ORA/IRA	Output Register "A"	Input Register "A"
FFD2	2	0	0	1	0	DDRB	Data Direction Register	"B"
FFD3	3	0	0	1	1	DDRA	Data Direction Register	"A"
FFD4	4	0	1	0	0	T1C-L	T1 Low-Order Latches	T1 Low-Order Counter
FFD5	5	0	1	0	1	T1C-H	T1 High-Order Counter	
FFD6	6	0	1	1	0	TILL	T1 Low-Order Latches	
FFD7	7.	0	1	1	1	T1L-H	T1 High-Order Latches	
FFD8	8	1	0	0	0	T2C-L	T2 Low-Order Latches	T2 Low-Order Counter
FFD9	9	1	0	0	1	T2C-H	T2 High-Order Counter	
FFDA	A 10	1	0	1	0	SR	Shift Register	
FFDB	ij 11	1	0	1	1	ACR	Auxiliary Control Register	
FFDC	c 12	1	1	0	0	PCR	Peripheral Control Register	
FFDD	ا ر	1	1	0	1	IFR	Interrupt Flag Register	
FFDE	Ĺ 14	1	1	1	0	IER	Interrupt Enable Register	
FFDF	15	1	1	1	1	ORA/IRA	Same as Reg 1 Except No "Handshake"	

SY6522 Internal Register Summary

mappia computar inc.

These four addresses, along with the two chip select lines, activate the chip for access to and from the data bus. You can see that the decimal equivalent of the address (Register Select) lines equals the register number, as detailed in the port address tables.

To determine the complete I/O location:

- o Express the AO-A7 bits in Hex
- Substitute the Hex expression for the "x" in the signal name applied to the CS2 input.

IRQ*

The Interrupt Request line is a wire OR'ED bus, shared with the other LSI devices within the system which directly interrupt the processor. The VIA can generate an interrupt due to internal status and can be configured to interrupt on various input conditions. Each VIA provides indirect interrupts to the processor for the other devices in the system, including the slot interrupts. By polling the VIAs, the processor can quickly determine which device or group of devices needs servicing.

VIA (FFDX)

This VIA has the following responsibilities:

- o Environmental Register
- o Zero Page Register
- o Global Interrupt Request
- o Serial Data Port Interrupt & Clocking (Silentype)

The signals of the IC at location B6 which are not common to both 6522s are either the port I/Os or the chip select line, CS2.

FFDX

This signal comes from the Device Select logic, and is true for the 16 address states, FFDO through FFDF.

The table below shows how the signal FFDX (CS2) and the Address Lines on the Register Select Inputs access each of the 16 registers within the VIA.

Mappia computar inc.

Port A Description

The ORA for this device is also called the "Environmental Register" by the system. It is programmed to all outputs, and contains various control mode states which may be software modified.

PAO and PAI are used as software switches to control which set of Roms are to be used by the system, and also to indicate there is an expanded set of Rom in the system.

PA2 provides the software switch that enables the Apple /// to switch between two memory stacks.

PA3 is a software switch which will enable or disable the system for writing into the Ram. It can be set for entire banks or it can be set at will to disallow writing into memory.

PA4 is a software switch which will cause the function of the Reset switch to be ignored, and will simultaneously disable the Non-Maskable Interrupts from the I/O slots.

PA5 contains the switch "Scrn" (Screen) which is used to modify the Blanking signal.

Global IRQ

The CAl line is connected to "OR" function of the slot IRQs. If any slot is requesting an interrupt, this line will toggle. The VIA then generates an IRQ and sets the associated Interrupt flag.

Sw1/Mgnsw

This line connected to the CA2 line can be programmed to cause an interrupt on either edge of transition. It could be used to have a Function Only run while the switch is depressed, or vice versa.

SCO/SER


These two signals form a very elementary serial data port. They are usually programmed as data, and strobe to a serial RO printer.

The port may also be configured as a serial input register or simply as interrupts for the two external lines.

SCO/SER are connected to CB1 and CB2 respectively.

Z0-Z7 (Zero Page Register)

Apple /// Computer Information • Apple /// Level 2 Service Reference Manual



	Register		RS Coding			Register	Description	
LODRESS	Number	RS3	RS2	RS1	RS0	Desig.	Write	Read
FFEØ.	0	0	0	0	0	ORB/IRB	Output Register "B"	Input Register "B"
FFÉ!	1	0	0	0	1	ORA/IRA	Oumut Register "A"	Input Register "A"
FFE2	2	0	0	_ 1	0	DORB	Data Direction Register	"B"
FFE3	3	0	0	1	1	DDRA	Data Direction Register	"A"
FFE4	4	0	1	0	0	TICL	T1 Low-Order Latches	T1 Low-Order Counter
FFE5	5	0	1	0	1	T1C-H	T1 High-Order Counter	·
FFE6	6	0	1	1	0	T1L-L	T1 Low-Order Latches	-
FFE7 .	7	0	1	1	1	T1L-H	T1 High-Order Latches	
FFE8	8	1	0	0	0	T2C-L	T2 Low-Order Latches	T2 Low-Order Counter
FFE9	9	1	0	0	1	T2C-H	T2 High-Order Counter	
FFEA	10	1	0	1	0	SR	Shift Register	
FFEB	11	1	0	1	1	ACR	Auxiliary Control Register	
FFEC	12	1	1	0	0	PCR	Peripheral Control Register	
FFED	13	1	1	0	1	IFR	Interrupt Flag Register	
FFEE]	14	1	1	1	0	IER	Interrupt Enable Register	
FFEF	15	1	1	1	1	ORA/IRA	Same as Reg 1 Except No "Handshake"	

computer inc.

The PB port is referred to as the Zero Page Register. In other words, its primary function is to store the current "Zero Page" of the memory. The Apple /// is capable of moving the Zero Page, a feature which greatly enhances the flexibility of the system.

The PB port has a secondary function; it also serves as the address register for the Real Time Clock. The RTC must have the addresses stable for an extended period of time, so instead of adding another latch in the hardware, the designers use this port for control.

Note that each time the port is used for the RTC function it must be restored to the current Zero Page setting.

VIA (FFEX)

This VIA aids in providing the following:

- o Bank Switching
- o Sound Register
- o Interrupt Recognition-clock, keyboard

The signals connected to the VIA located at B5 which are not common to both VIAs are:

- o the A and B port I/Os,
- o the port control lines, and
- o the CS2 line.

FFEX

This signal corresponds to FFDX in that it is true for a group of 16 addresses. See the corresponding table for the complete detail of the register access locations.

Port A Description

The PAO-PA2 lines are configured as outputs and contain the software switches for the Ram banks. Currently, the system segregates the 128K memory into three banks. The decimal decode of the binary bit weight reveals the bank.

The PA4-PA7 lines are configured as inputs. Slot 1 and 2 IRQs, the Solid Apple switch, and the IRQ line itself form the respective inputs.

If it's interrupted, the processor will poll the VIAs first to get a quick look at most of the system. It can then identify and service the requesting device faster, since it doesn't need to poll each individual device.

apple computer inc.

The processor can, at certain times, read this port for the status of the special Apple switch on the keyboard without disturbing the keyboard circuit.

The IRQ* signal is wrapped around to the PA7 line for special diagnostic purposes.

CLK IRQ*

The Real Time Clock's interrupt is connected to the CAl line, which is programmed to be a negative edge active input. When the clock generates an interrupt, it will set the IRA flag in the IFR. The PA port is conditioned for non-latching, however, resulting in a basically independent interrupt for the clock.

Keyboard Interrupt

The keyboard's interrupt is connected to the CA2 input, which is programmed to be an independent negative edge interrupt. It will set Bit 0 in the IFR and cause the IRQ* line to go low.

Note: The keyboard can, for the most part, be disabled by disabling the interrupt flag for the CA2 line.

VBL (Vertical Blanking)

This input can perform two functions, depending on how the CB1, CB2, and Shift Register are programmed.

- The system may want to be interrupted at each vertical blanking cycle. If so, you would program the CB2 line to be an independent interrupt OR let it strobe the IPB and set the corresponding bit flag.
- The system may want to synchronize an operation to the display, but may not want to be interrupted at each VBL. If this is the case, the system can configure the Shift Register to count 8 occurrences of the VBL signal. An interrupt will then occur after each set of 8 Vertical Blanking cycles (about once every second), in sync with the display scan.

PB Port Description

The first 6 lines of the B port are configured to be outputs. They are inputs to the sound Generator.


- o The tone generated at the speaker can be varied by changing the bit values of these lines.
- o There are 127 possible tone combinations; the missing one turns the tone off completely.

Mappia computer inc.

PB6 is connected to the I/O Count line. Depending on the device in the slots, the VIA may be programmed to count a certain number of pulses generated or to determine that only one pulse occurred. Either way, the VIA will generate an IRQ and set the appropriate bit flag.

The last bit is used to monitor the NMI (Non Maskable Interrupt) line generated by the devices in the I/O slots.

YIA APPENDICES



Pin Data Direction Selection	WRITE	READ
DDRS - "1" (OUTPUT)	MPU writes Output Level (ORB)	MPU reads output register bit in ORB. Pin level has no affect.
DDR8 = "0" (INPUT) (Input latching disabled)	MPU writes into ORB, but no effect on pin level, until DDRB changed.	MPU reads input level on PB
DORB = "0" (INPUT) (Input latching enabled)		MPU reads IRB bit, which is the level of the PB pin at the time of the last CB1 active transition.

Figure 9. Output Register B (ORB). Input Register B (IRB)






Figure 14. CA1, CA2, CB1, CB2 Control



- NOTES:


 1. WHEN SHIFTING OUT BIT 7 IS THE FIRST BIT
 OUT AND SIMUL TANEOUSLY IS ROTATED BACK
 INTO BIT 0.

 2. WHEN SHIFTING IN. BITS INITIALLY ENTER
 BIT 0 AND ARE SHIFTED TOWARDS BIT 7.




Pin Data Direction Selection	WRITE	READ
DDRA = "1" (OUTPUT) (Input latching disabled)	MPU writes Output Level (ORA).	MPU reads level on PA por.
DDRA = "1" (OUTPUT) (Input latching enabled)		MPU reads IRA bit which is the level of the PA pin at the time of the last CA1 active transition.
DDRA = "0" (INPUT) (Input latching d-sabled)	MPU writes into ORA, but no effect on pin level, until DDRA changed	MPU reads level on PA pin.
DDRA = "0" (INPUT) (Input latching enabled)		MPU reads IRA bit which is the level of the PA pin at the time of the last CA1 active transition.

Figure 10. Output Register A (ORA), Input Register A (IRA)



- ASSOCIATED PB/PA PIN IS AN INPUT (HIGH IMPEDANCE)
- ASSOCIATED PB/PA PIN IS AN OUTPUT, WHOSE LEVEL IS DETERMINED BY ORB/ORA REGISTER BIT.

REG 11 - AUXILIARY CONTROL REGISTER



4	3	2	OPERATION
0	0	0	DISABLED
0	0	-	SHIFT IN UNDER CONTROL OF TZ
0	-	0	SHIFT IN UNDER CONTROL OF 1/2
0	1		SHIFT IN UNDER CONTROL OF EXT CLK
	0	0	SHIFT OUT FREE RUNNING AT 12 RATE
1	0	1	SHIFT OUT UNDER CONTROL OF T2
1	1	0	SHIFT OUT UNDER CONTROL OF 11-2
1	1	1	SHIFT OUT UNDER CONTROL OF EXT CLK

Figure 22. SR and ACR Control Bits

Two bits are provided in the Auxiliary Control Register (bits 6 and 7) to allow selection of the T1 oper-

ating modes. The four possible modes are depicted in Figure 17.




Figure 15. T1 Counter Registers




Figure 16. T1 Latch Registers





Figure 17. Auxiliary Control Register

Note: The processor does not write directly into the low order counter (T1C-L). Instead, this half of the counter is loaded automatically from the low order latch when the processor writes into the high order counter. In fact, it may not be necessary to write to the low order counter in some applications since the timing operation is triggered by writing to the high order counter.


REG 8 - TIMER 2 LOW-ORDER COUNTER



WRITE - 8 BITS LOADED INTO T2 LOW-ORDER LATCHES.

READ - 1 BITS FROM T2 LOW-ORDER COUNTER TRANSFERRED TO MPU. TZ INTERRUPT FLAG IS RESET.


REG 9 - TIMER 2 HIGH-ORDER COUNTER



WRITE - 8 BITS LOADED INTO T2 HIGH-ORDER COUNTER ALSO, LOW-ORDER LATCHES TRANSFERRED TO LOW-ORDER COUNTER IN ADDITION, T2 INTERRUPT FLAG IS RESET.

8 BITS FROM T2 HIGH-ORDER COUNTER TRANSFERRED TO MPU.


REG 13 - INTERRUPT FLAG REGISTER



* IF THE CAZ/CBZ CONTROL IN THE PCR IS SELECTED AS "INDEPENDENT" INTERRUPT INPUT, THEN READING OR WRITING THE OUTPUT REGISTER ORA/ORB WILL NOT CLEAR THE FLAG BIT. INSTEAD, THE BIT MUST BE. LEARED BY WRITING INTO THE IFR, AS DESCRIBED PREVIOUSLY.

Figure 25. Interrupt Flag Register (IFR)


REG 14 - INTERRUPT ENABLE REGISTER



- 1 IF BIT 7 IS A "O", THEN EACH "1" IN BITS 0 6 DISABLES THE CORRESPONDING INTERRUPT.
 2. IF BIT 7 IS A "1", THEN EACH "1" IN BITS 0 - 6 ENABLES THE
- CORRESPONDING INTERRUPT.

 3. IF A READ OF THIS REGISTER IS DONE, BIT 7 WILL BE "D" AND ALL OTHER BITS WILL REFLECT THEIR ENABLE/DISABLE STATE.


PIN CONFIGURATION





Apple /// Computer Information

Apple /// Service Reference Manual



Section I of II • Theory of Operation


Chapter 4 • The ACIA

Written by Apple Computer • 1982

papple computer inc.

THE 6551 ASYNCHRONOUS COMMUNICATIONS INTERFACE ADAPTER

As you know, the Apple /// can be used to communicate to all devices that use the RS-232-C standard communications format. This means the Apple /// can communicate with letter-quality printers, modems, high speed data collection devices, and other computers. The Apple /// has a built in Asynchronous Communications Interface Adapter (ACIA). It is located at addresses COFO through COF3. This device is solely for use as a serial port input/output controller. This RS-232-C protocol, specified by the Electrical Industries Association (EIA), is provided at port C connector through two buffer devices as shown below.



The 6551 contains seven registers and five control circuits dealing with the control, timing, and interrupt logic of transmitting and receiving data through the serial EIA port. A block diagram of the 6551 ACIA is shown in Figure 1.


Before using the 6551, the system (or programmer) must initialize it for the I/O mode. Once initialized it will be set to transmit and/or receive data within the parameters set in the control bytes.

The Apple /// I/O addresses for data and control are presented in the following discussions. The function of the data byte (depending on location) will also be shown. The characters in parentheses next to each register represent the function of the associated pin of the ACIA (i.e. R=Read,W=Write).

RECEIVE DATA REGISTER (RxD)

The Receive Data Register is accessed with I/O location COFO (r). The contents of the Receive Data Register will be the data bits of the completely received serial input character. This register is used as temporary data storage for the 6551 receive circuit. The first data bit received will be the LSB of the data byte (Bit O).

COFO (R) RECEIVE DATA REGISTER



capple computer inc.

TRANSMIT DATA REGISTER (TxD)

To load a byte to be transmitted out the serial EIA port, I/O location COFO (w) must be accessed. The LSB will be the first data bit transmitted.

COFO (w) TRANSMIT DATA REGISTER (w)

STATUS REGISTER

The 6551 continually monitors the condition of the registers and the quality of the incoming data. When I/O location COF1 (R) is accessed the contents of the Status Register is placed on the data bus. The meanings of the eight bits of the status byte are detailed following the illustration.

COF1 (R) STATUS REGISTER

- IRQ--Bit 7 indicates that the 6551 generated an IRQ to the system for one of the following conditions:
 - 1. Change of status of the DCD line.
 - 2.. Change of status of the DSR line.
 - 3. The Transmit Register has emptied.
 - 4. The Receive Register has filled with a new incoming character.

(Note: the third and fourth conditions are program controlled as to whether or not they inititate an IRQ).

- DSR---Bit 6 indicated the status of the DSR line from the interface.
 O=DSR is low and ready. l=DSR is high and not ready.
- DCD---Bit 5 shows the condition of the Data Carrier Detect line from the interface. O=DCD is low and the carrier is detected. l= DCD is high and not ready.
- TDRO--Bit 4 informs the host that the Transmit Data Register has transferred its contents to the outputs shift register and now ready to accept another character (byte). O-not empty, l-empty.
- RDRF1-Bit 3 indicates that the Received Data Register has been filled with a character from the line. O=not full, 1=full.
- OVERR-Bit 2 shows that there has been an overrun error, that is, a new character has been transferred to the Received Data Register before the previous received character was taken by the program and the RDRF1 flag reset. This error will not generate an IRQ but should be checked by the program so that tht lost data can be recovered. O-no overrun, 1-overrun has occurred.

mappie computer inc.

FRMERR-Bit I informs the program that the incoming data did not conform to the parameters set in the Control Register.

That means usually that when the 6551 checked for the position and number of stop bits if found a descrepency.

This error most often happens when the remote device is transmitting at a different baud rate. O=no framing error, l=framing error detected. This error does not generate an IRQ.

PARERR--Bit 0 indicates that there has been a parity error in the incoming data. This error does not cause an IRQ to be generated. O=no parity error, l=parity error detected.

PROGRAMMED RESET

By accessing COF1 (w) the Status Register will be reset to all O's. The data byte on the bus at that cycle does not have to be any particular structure.

COF1 (w) PROGRAMMED RESET (w)

COMMAND REGISTER

To access the Command Register to initialize or modify the Command byte a COF2 (w) must be executed with the data byte configured for the desired effect. To inspect the contents (or current command structure) a COF2 (R) will cause the 6551 to place the contents of the Command Register on the data bus. The meaning of each bit is explained below.

COF2 (r/w) COMMAND REGISTER (r/w)

Parity ck ctrls--Bits 7 through 5 command the 6551 in regard to parity checking. Bit 5 is parity enable. Bit 7 determines whether the parity bit position will have odd/even or fixed one/zero function. Bit 6, depending on the condition of Bit 7 selects either odd or even parity, or fixed mark (one) or fixed zero (space). Table -- below clearly shows the conditions of these bits.

ECHO--Bit 4 determines whether the 6551 will echo (transmit a duplicate image of what is received) the received data to the remote device. 0=no echo, l=echo data.

TRANS CTRLS-Bits 3 and 2 control the 6551 in three (3) functions. They are Transmit Interrupt, the state of the RTS line, and the Transmit BRK (break, a continuous space on the line for approximately 200 milliseconds). Table -- shows which state controls which function.

INT--Bit 1 command the 6551 to either enable or disable interrupt on Received Data Register full (bit 3 of the status byte). O=IRQ on RDRF1, 1=no interrupt.

capple computer inc.

DTR--Bit O enable the 6551 to transmit and receive or not. It also changes the state of the DTR output to match the condition of the 6551. O=disable xmit/rcv (DTR high), l=enable Xmit/Rcv (DTR low).

CONTROL REGISTER

The final I/O location on the 6551 is the Control Register. By writing to CPF3 (w) with a properly structured date byte four functions are controlled. They are Number of Stop bits appended to outgoing data byte (and checked for on the incoming date byte), the source of the receiver clock, and the baud rate selection. By reading location COF3 (x) the current control configuration can be seen on the data bus.

COF3 (R/W) CONTROL REGISTER (R/W)

STOPB--Bit 7 controls the number of stop bits that will be added to the transmitted data word. O=lstop bit, and depending on the word length selection 1=2 stop bits or 1 bit if word length is 8 and parity is selected, or 1/2 bits if word length is 5 and no parity is selected.

WORD LEN--Bits 6 and 5 determine the number of data bits that will be transmitted or received in the data word. The values (6,5) are as follows: 0,1=7 bits; 1,0=6 bits; 1,1=5 bits.

'XCLK--Bit 4 indicates the source of the receiver clock. O=external clock source, l=baud rate generator (internal). When the internal selection is made the RxC pin becomes an output.

BAUD RATE-Bits 3 through O select the baud rate at which the 6551 will operate. Table -- details the various selections available based on a standard 1.8432 MHZ clock input. It should be noted that 0,0,0,0 selects the external clock as the baud rate source but the clock rate is actually dividied by 16 so the external clock should be 16x the desired baud rate.




SIMPLE SERIAL PORT

Incorporated into the A /// logic design is a provision for a simple serial port. Its main purpose is to support a Silentype printer. However, it is not a dedicated port since it shares the same connector with one of the joysticks. The user has the option of having the Silentype or a second joystick. For most applications, one joystick is more than enough since the A /// is not really intended for a "games" player. The joystick would be used more for applications like cursor control.

The serial port is actually derived from a feature of the VIA. Two of the port control lines (PBI, PB2) can be configured to be a shift register, hence a simple serial port (see the section on VIA's and read the spec sheet in the appendices). In the system certain other software controlled switches must be set to enable the port. These switches are found in another addressable latch (U177). They control the direction of data and clock to and from the board. The VIA is programmed internally to determine its function.

The signal ENSIO when high enables data from the VIA to the port, when low it enables data from the port to the VIA. The signal ENSEL determines the direction of the clock, high enables clock from the VIA to the port (if and only if PDL2 is low), low enables the port to supply the clock to the VIA. ENSEL when high also enables the AXCO signal to the port, this can be used as a select or acknowlege to the remote device. The remote device may put status bits on the "switch" line which can be used to notify the processor of some requirement mutually agreed upon.

SIMPLE SELIEL PORT -



NOTE: THE VIA MAY SEND DATA USING IT'S
OWN CLOCK OR IT WAY BE SHIFTED
WITH A REMOTE CLOCK.

BLSD IT MAY STROTE DATA IN WITH
IT'S OWN CLOCK OR IT MAY BE
STROTEN IN WICH BE REMOTE CLOCK

pappia computer inc.

PINOUT OF THE RS-232-C SERIAL INTERFACE (PORT C)

PIN	NAME	DESCRIPTION
1	SGND	Shield GrouND.
2	TXD .	Transmitted Data; serial data output from the Apple.
3	RCD	ReCieved Data; serial input to the Apple.
4	RTS	Request To Send output; this indicates that the Apple is ready to transmit data. This line is active whenever the Serial Card emulation is used.
5	CTS	Clear To Send input; this acknowledges that the Apple may begin transmission. This line is ignored by the Serial Card emulation.
6	DSR	Data Set Ready input; this acknowledges that the remote device is operational. The Serial Card emulation checks this line and will not send characters if this line is held inactive. This can be used to prevent the Apple from overflowing a printer input buffer.
7	GND	Signal GrouND.
	DCD	Data Carrier Detect; this acknowledges that the remote device is ready to transmit data. The Serial Card emulation checks this line and will not send characters if this line is held inactive. This line can be used to prevent the Apple from overflowing a printer input buffer.
9-19		No connect.
20	ÐTR	Data Terminal Ready output; this indicates that the Apple is on and operational. This line will be active anytime the Serial Card emulation is used.

papple computer inc.

THE ACIA

The Apple /// has a built-in 6551 ACIA (Asynchronous Communication Interface Adapter). It is located at addresses \$COFO thru \$COF3 (decimal -16144 to -16141). The ACIA has five registers: transmit data, receive data, status, command, and control.

The transmit register (\$COFO) is used to send data out the Apple /// to an external device, such as a modem or a printer. A byte is transmitted by setting the control and command registers appropriately and then polling the status register. When bit 4 of this register is one the ACIA is ready to shift the next byte out. Often bits 5 and 6 are tested for zero to assure the Data Carrier Detect and Data Set Ready are valid as some printers use these lines as handshake signals.

Care must be taken when writing to the transmit data register as it is at the same address as the receive data register. The 6502 will do false reads when certain address modes are used, thus discarding whatever was in the receive data register.

The receive data register (\$COFO) contains the last byte received from an external source, such as a modem. Bit 3 of the status register is one whenever this register is full.

The status register (\$COF1) indicates the states of Data Set Ready, Data Carrier Detect, whether the transmit and receive registers are full, and whether a framing, overrun or parity error has occured on input.

The command register (\$COF2) sets the parity, echo mode, transmit and receive enables, and BRK transmission.

The control register (\$COF3) sets the number of stop bits, data word length, receiver clock source, and baud rate.

PHYSICAL PINOUT OF THE RS-232-C SERIAL INTERFACE

13 12 11 10 9 8 7 6 5 4 3 2 1 25 24 23 22 21 20 19 18 17 16 15 14

mapple computer inc.

RS232 CONNECTOR USAGE (PORT C)


The Apple /// is classified as Data Terminal Equipment (DTE) under the EIA RS-232-C interface specification. It can be directly connected to a piece of Data Communications Equipment (DCE), such as a modem. To connect the Apple to another piece of Data Terminal Equipment (such as a printer), you must use a modem eliminator.

All output levels are minimum +6 volts when logic 0 and maximum -6 volts when logic 1, measured into a 3K ohm load.

All inputs have a turn-on positive going threshold of +1.25 volts and a turn-off negative going the shold of +.8 volts, typical. All inputs sink a 10 mA current, maximum.

CONTROL FRISTER

The Control spicter is use to salect the desired mode for the SY65b. The word length, number of stop bits, and clock controls are all determined by the Control Register, which is depicted in Figure 6.



^{*}This allows for 9-bit transmission (8 data bits plus parity).


HARDWARE RESET PROGRAM RESET

7	6	5	4	3	2	1	0	
0	0	0	0	0	0	0	0	
	•	ı	ı	ł	ŀ	į	-	

Figure 6. Control Register Format

COMMAND REGISTER

The Command Register is used to control Specific Transmit/Receive functions and is shown in Figure 7.



	7	6	5	4	3	2	1	0
HARDWARE RESET	0	0	٥	0	0	0	1	0
PROGRAM RESET		1	ı	0	0	۰	1	0

Figure 7. Command Register Format
4.11

Apple Computer Inc • 1982

STATUS REGISTER COFI

The Status Register is used to indicate to the processor the status of various SY6551 functions and is outlined in Figure 8.





Figure 8. Status Register Format

PIN CONFIGURATION




Apple Computer Inc • 1982

Page 0085 of 0730



Apple /// Computer Information

Apple /// Service Reference Manual



Section I of II • Theory of Operation

Chapter 5 • System Clocks & Timing

Written by Apple Computer • 1982



SYSTEM CLOCKS & TIMING

MAIN CLOCK (C14M)

The Apple /// has as its master clock a 14 megahertz crystal controlled oscillator. The active components of the clock circuitry are Q10, Q11, and Y1. The exact frequency of the oscillator is 14.318 MHz. The slight increase over 14 MHz is compensated for in other logic. Device B13 provides buffering and power amplification to drive all the other loads on the C14M and C14M* lines.

FREQUENCY DIVIDER


The next circuit in the system clock section is the frequency divider formed by device B12 and B13. This develops both the C7M* and the C3.5M*.

The C7M signal is developed by clocking the Q* output into the data input of a D-type latch. This results in a divide-by-two function of the clock frequency.

The C3.5M clock is developed in the same manner. However, the data input to the latch is an Exclusive—Or function of C7M and C3.5M at B13. This accomplishes two functions:

- o it divides the Cl4M clock by 4, and
- o it gives a definite phase relationship of C7M to C3.5M clocks.

Looking at the timing diagram below we see that the D2 input of B12 is high if either the C7M or the C3.5 clock is high but not when both are high. This function is effectively at 3.5 MHz which toggles on the positive edge of the 7MHz clock. The true C3.5M signal toggles on the negative edge of the C7M clock.




"Q" TIMING


The Q clocks are a series of 2 MHz clocks which are out of phase with one another by one clock time (refer to the Apple /// Timing diagrams). The rest of the system timing depends on the states of the "Q" outputs. They provide the basis


pappia computar inc.


MAIN CLOCK - 14MHZ



FREQUENCY DIVIDER.







mapple computer inc.

for processor and RAM address timing.

The Q clocks are initialized with each Load Parallel to Serial pulse (LDPS), which changes the mode of the LS195 (D10) from a shift register to a parallel loaded register when low. At each load, all of the bits are set high. When LDPS* returns high the next clock will shift the zero of Q3* across the register. This means that Q0 will stay high for one clock cycle. Q1 will stay high for 2 clocks, etc. When the Q3* goes high at the forth clock edge after LDPS the JK input will now see a "1". Subsequent clocks will start shifting that one across the register. When Q1 goes high again, LDPS* will be enabled low and another load will be accomplished at the next clock edge. The waveforms are assymmetrical. Each of Q0-Q2 are up for three clocks and down for four. Q3 is up for four and down for three.

This type of cycling will continue for 128 cycles. Then the Horizontal Phase Disable (HPE*) "freeze" will occur.

HPE* FREEZE

The HPE* signal will cause the Q states to extend their next cycle by two clock times. The purpose of the shift is to shift the phase of the color reference signals to the data in the video generator. A detailed discussion of this phenomenon is described in the video generator section. How this shift occurs is discussed below.


Looking at the gate array of C9 and B11 we see that since HPE* is normally high, the output of C9 is normally low. This de-gates the And inut shared with Q0, and allows LDPS to function as usual. But when HPE* goes low, which will always coincide with C14M going low, the And gate shared with Q0 will become enabled and cause the extension of the LDPS* for two extra clock cycles. This state will exist until C3.5M returns high and relieves LDPS*. The next clock will change the state of Q0 and that will not be able to "disrupt" the clocks until the next HPE pulse.

AX, PRE1M, & C1M

The AX, RAM address (the signal used to select which addressing source [row or column] is presented to the RAMs: see RAM Address Logic) is another 2 Mhz signal which lags Ql by one half clock cycles. It is developed at All pin 9.

PREIM can toggle at each positive edge of AX, if the data input to the latch is at the opposite state. Looking at Dl1 (ClM*) we will be able to see just that. If PREIM has just toggled low, one half clock cycle later ClM* will toggle high which forms the data input to the PREIM Flip-Flop. But remember, the clock to the flip-flop is AX, a 2 MHz signal. Dl1 pin 5 acts much like Bl2 pin 2 in that the data is always opposite to the "Q" output of the latch at the time of the clock edge, therefore we have a "clock divided by 2" function, of a 1 MHZ output.

RAS (Row Address Strobe)



papple computer inc.

The RAS signal for QO delayed by one clock and inverted. This is accomplished at D10 pin.15 & 14. (Note: the inversion is done by calling the "Q" output the active low signal RAS*, clever huh?) RAS is used in the RAM address logic to develop the "row select" signals for the RAMs.

VIDEO HORIZONTAL & VERTICAL STATE COUNTERS

This circuit is made up of four 4-bit binary counters, (F10, F11, G11, G12), which develop the essential signals for partitioning the screen and addressing the RAM for all the video data.

Basically, there are two sections of the circuit:

- 1 horizontal postion counter
- 2- vertical position counter

These two counters form the X and Y coordinates of each addressable byte on the screen. Each byte contains 7 bits or dots in 40 character modes.

From the various discussions about the Apple ///, we have learned that in the 40 character mode there are 280 dots across the horizontal line that can be defined, and 192 of these horizontal line (280×192) . In the Apple /// modes there are 560 dots in the horizontal line, however, there are still only 192 horizontal lines (560×192) .

The Video Counter works identically in either of these modes. It provides the resolution of 40 by 192 matrix. Each one of the 40 horizontal positions defines either 7 or 14 dots (40 or 80 character modes, respectively). These dots are actually bits of data bytes in memory that are parallel loadedd into a shift register and shifted out serially to the video monitor. In the 40 character modes the system loads the shift register at a 1 MHz rate and shifts at a 7 MHz rate. In the 80 character modes it loads at a 2 MHz rate and shifts at a 14 Mhz rate. It is interesting to note that in either mode the state counter increments at a 1 Mhz rate.


The system provides two complete accesses for the video output per increment of the state counter, but in the 40 character modes one of these are masked out.

HORIZONTAL SECTION

The Horizontal section of the state counter uses 7 of the counter stages and develops the HO through H5 and the HPE* signals. The remaining 9 stages of the counter develop the Vertical states VA, VB, VC, and VO through V5.


The Horizontal section provides the capability of a 128 state counter, however, it only provides 65 states. This is due to the action of the most significant stage, HPE*. The counter actually counts from 64 to 128 then resets to count 64. Simply, HPE* starts high and when the counter increments HPE* low after 64 counts it is then reset to state 64 after the next clock input, this yields


TO 2 MHZ GEARSHIFT



FSPACE - RESULTS WHEN YOU ADDRESS THE VIA'S, THE ACIA, OR THE INTERNA CLOCK (CATX)

SWITCH





papple computer inc.

65 states all together.

Looking at Fl1 we see that the HPE* output is connected to the "load" input of Fl0 and Fl1. At the next clock input these two devices will be loaded with the state determined by what is on the data inputs. All inputs except pin 5 of Fl1 are tied low (disregard the input to pin 6 of Fl1 at this time). This binary state equals 64. So rather than starting back at "zero" the counter jumps to 64.

For real time considerations of the monitor, it takes 25 states or 25 microseconds for the sweep to return from the right hand side to the left side. So the system ignores the first 25 states and blanks the video output and the returning trace is not shown. The boolean expression for the horizontal blanking would be expressed:

(H4* and H5*) or (H4 and H3*)

This logical function is done within the G9 Control ROM. Refer to page 10 of 10 of the schematic diagram.

In summary, the horizontal counter provides the address necessary for the display. It divides the horizontal line into forty (40) sections, and yields the timing for horizontal blanking. The HPE* signal is used to momentarily "freeze" some of the system timing.

VERTICAL SECTION

The Vertical State Counter provides the Y-axis of the display matrix. The nine stages, if left alone to count, would provide 512 states. As in the horizontal counter, it is preset to count higher than zero eadch time it reaches the "terminal count". Also, some of the states are used to blank the video while the trace returns from the bottom of the screen to the top (VBL).

The vertical counter effectively counts the number of HPE*'s that have occurred, or simply, the number of horizontal lines that have been generated in this scan.

At this time the counter is reset to count 250. Look at the timing diagram of the vertical counter. One can see that all vertical signals would normally go low, but instead the counter is loaded with the data inputs. VA will not be affected by the teminal count/load and will continue as discussed before. VB will be loaded to the present state of "comp" (or VA) which is high. VC and V5 will be loaded to a low and the rest of the bit states wil be loaded to "l". This will decode to decimal 250.

Six counts later VA through V4 will toggle low and V5 will toggle high. This is the point where the logic assumes to be at scan line "zero". It will now take 256 counts to reach the terminal count sequence and start again. Using some math we see that the counter defines 262 states (256+6 = 262).


Vertical blanking takes 70 of the 262 states developed by the counter. The boolean expression for the vertical blanking signal would be:

(V3 and V4)

capple computer inc.

This signal is developed at F8 pin 6 and is used in the system to indicate that a complete scan of the current display page has occurred. It is also an input to the Control Rom, G9, and therefore is a modifier to its outputs.


We were looking for the majic number of 192. Well, if you've been keeping track, it's simply the difference of 272-70.





Apple /// Computer Information

Apple /// Service Reference Manual




Section I of II • Theory of Operation

Chapter 6 • Video Display Logic

Written by Apple Computer • 1982

Apple Computer Inc • 1982

Page 0099 of 0730



DISPLAY MODES

- O 40 CHARACTER APPLE II : 40x24 CHARACTER B/W TEXT (2K Bytes RAM)
- o 40 CHARACTER APPLE ///: 40x24 CHARACTER COLOR TEXT 16 BACKGROUND, 16 TEXT COLORS
- o 80 CHARACTER BLACK & WHITE APPLE ///: 80x24 CHARACTER B/W TEXT
- o BLACK & WHITE HIRES: 280x192 B/W HIRES (8K RAM)
- o MEDIUM RESOLUTION 16 COLOR GRAPHICS APPLE ///: 280x192 16 COLOR HIRES WITH 40x192 BACKGROUND/FOREGROUND RESOLUTION
- O SUPER HIRES APPLE ///: 560x192 B/W HIRES
- o APPLE /// HIRES: 140x192 16-Color Hires
- o RAM CHARACTER GENERATOR (128 CHARACTER)

computer inc.

APPLE /// VIDEO

INTRODUCTION

The Apple /// has 11 defined video modes of operation. There are 5 Apple][modes and 6 new Apple /// modes. There are now 3 text modes and 8 graphics modes. Though the Apple /// can emulate all of the Apple][video modes, there are many differences in the video hardware between the Apple][and Apple ///, including:

- o 80 column text with full upper and lower case character capability
- o New color text mode
- o Super high resolution black and white graphics
- o 2 new color hires modes

AND

o A modifiable character set

The modifiable character set is a major new feature of the Apple ///. You can now change the character set by changing the pattern in the character generator. This is possible because of a ram, instead of a fixed rom configuration.

There are also improved video outputs. An NTSC (National Television Standards Committee) composite Black and White and color composite, plus the primary video signals, are available at the back panel for mixing into the input of a high quality RBG monitor.

The Apple][emulation mode has the very same video modes as the Apple][. The Apple ///, while in its native mode, can have the following modes.

40 Character Apple][

This mode is equivalent to the Apple][text mode. The only difference is it has upper and lower characters.

- o The screen is divided into 40 horizontal columns and 24 vertical lines.
- o The characters are usually white dots on a black background.
- o This mode has inverse video and flashing characteristics.
- o This mode has no color.

Capple computer the

- o This mode has two screen pages mapped into memory:
 - Page 1 is located at 0400-07FF
 - Page 2 is located at 0800-0BFF.

40 Character Apple ///

This second 40 character text mode is the most interesting and, in a way, the most powerful. This is the only color text mode. It has the same screen resolution as the Apple][, and the same video attributes. BUT it also has the ability to select both the color of the foreground (dots) and the color of the background. Sixteen (16) colors are available as in the Apple][Lores Graphics.

- o The color resolution can be selected for each character and can change for each character.
- o It is interesting to note that by down loading a character set, a new low resolution graphics mode can be manufactured from a text mode.

The page mode is different for this mode since both pages are used at once. Why? Because the first page contains the character data and the second page contains the color information. The page 2 mode reverses the mapping, that is, the characters in page 2 are stored where the color was stored in page 1, and vice versa.

In the color byte, bits 4-7 set the foreground color and bits 0-3 set the background color. The mapping between color and character is 1:1. That is, a character located in 0409, for example, has its foreground color determined by the byte in location 0809.

In the page 1 mode the mapping is as follows:

0400-07FF contain the characters

0800-0BFF contain the color information.

In the page 2 mode:

0800-0BFF contain the characters.

0400-07FF contains the color.

80 Character Black & White Apple ///

This new text mode is the same as the 40 column mode with the obvious exception that it has 80 columns instead of 40. This 80 column display has full upper and lower case, and inverse video.

Unlike the 40 character mode, it does not have 2 distinct pages. It uses both

dapple computer inc.

pages to hold the characters.

The memory mapping for Page 1 utilizes:

0400-07FF for the primary fetch

0800-0BFF for the secondary.

In this mode, location 0400 contains the first character and 0800 contains the second. The third and the fourth characters come from locations 0401 and 0801 respectively.

In the Page 2 mode the primary fetch is from 0800-0BFF and the secondary from 0400-07FF. Therefore, the first and third characters come from 0800 and 0801 and the second and fourth come from 0400 and 0401.

Black & White Hires

This is a new graphics mode that has a 280 by 192 resolution in Black and White only.

It has two distinct pages:


Page 1 is located at 2000-3FFF

Page 2 is located at 4000-5FFF.

Medium Resolution 16 Color Graphics Apple ///

This is a new graphics mode for the Apple ///. It has the same dot resolution as the Apple][Hires (280 by 192), but it has an expanded color capability of 16 background colors. The B/W Output will yield 16 levels of grey scale.

The screen is divided into a 40 wide by 192 high matrix. That is, the color selection for foreground and 16 background can change for each 7 dot [0000000] pixel segment. You can think of each segment as a one-bit-high slice across a character space, as illustrated below.



mapple computer inc.

The memory mapping is as follows:

Page 1: 2000-3FFF each byte represents 7 pixels in the segment

4000-5FFF each byte represents the foreground and background colors for the corresponding 2000-3FFF byte.

Page 2: 2000-3FFF each byte represents the colors

4000-5FFF each byte represents 7 pixels.

Super Hires Apple ///

This is the Apple /// Hires equivalent of 80 character mode. It is a Black and White mode which has the dot resolution of 560 Horizontal by 192 vertical spaces.

There are two distinct screen pages, each with a primary and secondary page. Because it is like the 80 character modes, this mode draws its information from alternating ram. Each memory byte contributes 7 pixels. In Page 1 mode, the primary contains the odd dot groups and the secondary contains the even dot groups. The primary (first 7 pixels) is located at 2000-3FFF, and the secondary (second 7 pixels) is found at 4000-5FFF. In Page 2 the primary is at 6000-7FFF, and the secondary is 8000-9FFF.

In each byte the Most Significant Bit (MSB) is ignored and the data is displayed with the Least Significant Bit (LSB) first from left to right.

Apple /// Hires

This is the third new graphics mode. It has 140 by 192 pixel resolution, and 1 of 16 color selection per pixel. In this mode the pixel is formed by a group of four dots of the same color.


There are two distinct screen pages in this mode but the mapping of the individual pages is, at first encounter, a bit difficult to master. Good luck!

- o The display dot represents a sequence of 4 data bits in the RAM display area.
- o Two rams are used starting at 2000 and 4000 respectively and alternate bytes are fetched from each ram area.

computer inc.

o In any video mode only 7 of the 8 bits of each byte are displayed.

With this information in mind...and remembering that each pixel in this mode is made from 4 bits...you can see that you need 4 bytes of information to get 7 pixels. The way in which these bytes map into picture elements is shown below.



papple computer inc.

4000-5FFF each byte represents 7 pixels.

Super Hires Apple ///

This is the Apple /// Hires equivalent of 80 character mode. It is a Black and White mode which has the dot resolution of 560 Horizontal by 192 vertical spaces.

There are two distinct screen pages, each with a primary and secondary page. Because it is like the 80 character modes, this mode draws its information from alternating ram. Each memory byte contributes 7 pixels. In Page 1 mode, the primary contains the odd dot groups and the secondary contains the even dot groups. The primary (first 7 pixels) is located at 2000-3FFF, and the secondary (second 7 pixels) is found at 4000-5FFF. In Page 2 the primary is at 6000-7FFF, and the secondary is 8000-9FFF.

In each byte the Most Significant Bit (MSB) is ignored and the data is displayed with the Least Significant Bit (LSB) first from left to right.

Apple /// Hires

This is the third new graphics mode. It has 140 by 192 pixel resolution, and 1 of 16 color selection per pixel. In this mode the pixel is formed by a group of four dots of the same color.

There are two distinct screen pages in this mode but the mapping of the individual pages is, at first encounter, a bit difficult to master. Good luck!

- o The display dot represents a sequence of 4 data bits in the ram display area.
- o Two rams are used starting at 2000 and 4000 respectively and alternate bytes are fetched from each ram area.
- o In any video mode only 7 of the 8 bits of each byte are displayed.

With this information in mind...and remembering that each pixel in this mode is made from 4 bits...you can see that you need 4 bytes of information to get 7 pixels. The way in which these bytes map into picture elements is shown below.

mappia computar inc.

It is apparent, from the diagram, that picture elements overlap the byte boundaries for 7 picture elements and 4 bytes. The basic pattern then repeats.

The four bytes are shifted out in a fashion similar to the other Apple /// modes:

- o The first byte comes from the primary and the second byte comes from the secondary.
- o The first byte contains the first pixel and the second byte comes from the secondary.
- o The first byte contains the first pixel and 3 bits of the second pixel.
- o The second byte contains the fourth bit of the second pixel, the third pixel, and the first two bits of the fourth pixel.
- o The third byte contains the last two bits of the fourth pixel, the fifth pixel, and the first bit of the sixth pixel.
- o The fourth byte contains the last three bits of the sixth pixel and the entire seventh pixel.


We hope the preceding diagram will help you picture what has already been described.


For this mode, Page 1 is mapped with the primary fetch in 2000-3FFF, and the secondary in 4000-5FFF. In Page 2 the primary is in 6000-7FFF, and the secondary is in 8000-7FFF.

capple computer inc.

APPENDIX (VIDEO)


- o Apple /// Video Logic Block Diagram
- o Video Logic Diagrams for:
 - 1. Hires Mode Page 1, B/W 280 X 192
 - 2. Hires Mode Page 2, B/W 280 X 192
 - 3. Color Hires Mode Page 1, 280 X 192
 - 4. Color Hires Mode Page 2, 280 X 192
 - 5. Super Hires Mode Page 1, 560 X 192
 - 6. Super Hires Mode Page 2, 560 X 192
 - 7. Ahires Test Page 1, 140 X 192
 - 8. Ahires Test Page 2, 140 X 192
 - 9. Color Bar & Grey Scale Test
 - 10. Apple II Text Mode Page 1, B & W, 40 Column
 - 11. Apple II Test Mode Page 2, B & W, 40 Column
 - 12. Sara 40 Column Text Mode Test, 16 Colors
 - 13. Sara 80 Column Text Mode Test, B & W
- o Apple /// Video Modes Truth Tables
- o Video Prom Listing
- o Video Prom Equivalent Logic








Apple Computer Inc • 1982


Page 0110 of 0730















Page 0116 of 0730


Apple Computer Inc • 1982














Apple /// Computer Information • Apple /// Level 2 Service Reference Manual																			
- 4 ° 4 ° 9 - 4 6 4 ° 9 7 8																			
D HIRES	Fin 17	Ø	Ø	(3) 0	(lock!?	clockiii	Clothing			Ø	8	8	3 2						
AI LORES	2 · 2 5 · 5			8			- 1			Ø	Ø	8	1	1	1	1 1			
+∠€ <u>30</u> (pin 13 pin 14 pin 15 p	-	9	_	-	0	_			-	Ø	-	- -	8	_				
Ø8 н⊃ [2 · 2 · 4	-	-	0 0	ſ	-	a	Ø		_	_	18	g -	-	Ø	Ø			
A HIRES	Pi 13	Ø	ø.	9	Ø	Ø	B	_		Ø	Ø	8	2 8	8	Ø	-			
COPOR KE	2 - 2 - 2 - 2 - 2 - 2 - 2 - 2 - 2 - 2 -	Ø	- 7	e e			Ø			a			2/8	-	Ø				
3 SEL 374	<u>8</u> . <u>2</u> . <u>2</u>	-	_	_ -	الالتاماع	clocking	Clocking	Clecking		doda M	Clocking	Clocking	1000	-	_	_			
र रूप रि	2 · ž	ø	e l	e e	a		- 1	Ø		Ø	Ø	10	g	First St.	dockim	المعلاله			
FROM BOM GE (0032)			1			. 1		\neg	ſ	-	-т	T		7					
, 6 (4334) pin 6	pin 4-	0	0	00	Ø	Ø	B	a		-	-	-	- -	-	_	-			
H 6 (9334) Pin 4	pin 1 pm23 6 1 6 1 (652/c653 c659/c651	_	- 0	g -	0	_	Ø	-		Ø	-	9-	- 10	-	Ø	-			
H6 (9334) pin 5	6 6 6 6 6 6 6 6 6 6	ø	0	-	Ø	Ø	-	-		ø	Ø	_	- 8	Ø	_	-			
H 6 (4134)	3 - 5	0	0	9 6	-	-	-	-		Ø	0	0	X -	_	_	-		7113	
H6 VIDEO APPLE M APPLE M																			





VIDEO OUTPUTS


- NTSC COLOR COMPOSITE VIDEO
- o NTSC B/W COMPOSITE VIDEO
- o SYNC
- o FOUR PRIMARY INDEPENDENT VIDEO LINES
- O MIX TO FORM RGB APPLE COLORS


 THREE LINES CAN DRIVE TTL RGB MONITOR


VIDEO OUTPUTS














		THE COLOR VIDES CUMMECTOR
	•	uter inc.
Pin	Name	Description
1	SG	Shield Ground.
2	XRGB4	One of four GRB outputs. This (and pins 5, 9, and 10) is a TTL output with instantaneous color information. A linear weighted sum of these four signals will form a true 16-color RGB video signal
3	SYNCH	Composite synchronization signal with negative- going tips.
4	PDI	Not used.
5	XRGB1	See pin 2.
6	GND	Power and signal ground.
7	-5₹	-5 volt power supply. A device may draw up to 200 ma through this pin.
8	+12♥	+12 volt power supply. A device may draw up to 500 ma through this pin.
9	XRGB2	See pin 2.
10	XRGB8	See pin 2.
11	BWVID	Black and white composite video. This is an NTSC composite video signal with negative-going synch tips, I volt peak-to peak into a 75 ohm load. Color information is encoded as a linear grey scale.
12	NTSC	Color composite video. This is an NTSC-compatible video signal with negative-going sych tips, I volt peak-to-peak into a 75 ohm load.
13	GND	Power and signal ground.
14	-12 ₹	-12 volt power supply. A device may draw up to 200 ma through this pin.
15	+5₹	+5 volt supply. A device may draw up to 1 amp through this pin.


This connector supplies 7 different video signals and 4 power supply voltages. Through this connector you can hook up the Apple to any NTSC color or black and white video monitor. With an additional circuit you can hook up the Apple to a studio-quality RGB color monitor.

All power supply current ratings assume that no peripheral cards are installed in the system. If there are cards in the system, be sure to account for the current drawn by those cards.



Apple /// Computer Information

Apple /// Service Reference Manual



Section | of || • Theory of Operation

Chapter 7 • Input / Output

Written by Apple Computer • 1982




INPUT/OUTPUT (1/0)

DESCRIPTION

In Apple computers I/O devices are treated very much like memory locations. Most of the system's I/O functions are mapped into the address range C000 to CFFF. The I/O space is enabled by a bit in the Environmental Register. Addresses COXX control the on-board I/O. Addresses C1XX, C2XX, C3XX, and C4XX are reserved for the exclusive use of the four I/O slots. The I/O expansion space from C800 to CFFF is switched between the I/O slots. Addresses C500 to C7FF are always Ram, regardless of the setting of the I/O enable bit.

I/O ADDRESS SPACE



INTERFACE CONTROL SIGNALS

For every I/O slot, the Apple /// provides 16 locations that set the Device Select* signal and 256 locations that set the I/O Select* signal.

The Device Select* signal is a signal specific to each slot. It is active for for a 16-address block. This signal is ususally used as an enable signal.

The I/O Select* signal can be used to control a page of memory (256 addresses) which could be placed in ROM, in the interface circuitry, for executing "driver routines". The I/O Select* signal could also be used in circumstances where a small amount of read/write memory for temporary storage is needed. Each I/O slot has its own I/O Select* signal, and each signal is active when a specific page of memory is addressed.

The I/O Strobe is common to all I/O slots. This signal will be low (true) when an address location within the range of C800 to CFFF (2K of memory).

etappia computar inc.

INTERRUPTS

Interface cards that are capable of generating interrupts MUST latch the interrupt output until it is reset by the software. In addition, they MUST include the ability to mask and unmask their interrupt through software, and MUST default to the masked state when the system is reset.

CO9X C1XX	Slot 1 Device Select Slot 1 I/O Select
	.
COAX	Slot 2 Device Select
C2XX	Slot 2 I/O Select
COBX	Slot 3 Device Select
C3XX	Slot 3 I/O Select
COCX	Slot 4 Device Select
C4XX	Slot 4 I/O Select

The method of accomplishing this transmission between the interface and the computer is called handshaking. In the Apple ///, the handshaking is normally accomplished through the exchange of Device Select*, I/O Select*, IRQ*, and R/W*. The R/W* control signal is used to synchronize the flow of data to and from I/O devices. When the Read/Write* signal is a logic one, the processor is reading information from the data bus. Conversely, when R/W* is low, we are performing a write to the data bus.

As you can see, the handshaking between the Apple /// and the interface is dependent upon the software. Let us again emphasize the role of addressing plays in the I/O process.

ADDRESSING THE I/O

There are certain addresses that you can write to or read from to control the operation of the interface card. Where "n" is the number of the slot where the interface is installed, these hardware addresses are in the range:

$$C080 + n0 to C087 + n0$$


For example, if you install an interface in slot 2, you should write to the addresses from COAO through COA7.

The operations that the interface card performs are initiated by the read or write operations presented on these hardware addresses.

apple computer inc.

THE INPUT OPERATION

In the input operation, whenever the correct address is presented to the interface card, the data is present on the data lines D7-D0. For example, if the location C083 + n0 corresponds in the software to an input, the data presented on D7-D0 is accepted by the computer. If the interface card contains a control ROM, the code in ROM is being addressed whenever the I/O Select line is low; that is when the address on the address lines is between Cn00 and CnFF). Recall that "n" is the slot number.




THE OUTPUT OPERATION

In the output operation,

IF the address Co81 + nO represents an output operation in the software

AND the Read/Write* signal is low,

 $\frac{\text{THEN}}{\text{the data is presented on the data bus and latched into}}$ the interface whenever the address CO81 + nO is presented.




SYSTEM TIMING

A system timing diagram is provided. This diagram shows the timing of some signals at the I/O slots in the 1 MHz and 2 MHz frequency modes.



I/O TIMING DIAGRAMS



1

capple computer inc.

THE A/// JOYSTICK

The A/// has two ports designated for joystick (x and y axis paddles) each with two switches. However, unlike the Apple II the ports do not have "annunicator" outputs. One of the switches is a momentary contact and the other is a toggle.

The Analog X and Y inputs are read through a ramp type Analog to Digital converter (A/D). These values derived must be interpreted by the program. The switches are read to the data bus directly through a mulitplexor.

The 9708 has multiplexed inputs. To select which input channel is to be read the proper address must be set in an addressable latch and must be held during the PDLEN (ramp start) low cycle.

The I/O address for the setting and clearing of the A/D addresses and the ramp start is as shown in the following table:

I/O Address	A/D Function	Signal Name
C058	AO Clear	PDLO
CO59	AO Set	
CO5A	A2 Clear	PDL2
CO5B	A2 Set	
CO5C	Ramp Start Clear	PDLEN
CO5D	" " Set	
CO5E	Al Clear	AXCO
CO5F	Al Set	

To read the various signals associated with the joysticks the following addresses should be read:

I/O Address	Function				
C060,8	Switch O				
C061,9	Switch 1/Margin Switch				
CO62,A	Switch 2				
CO63,B	Switch 3/Serial Clock				
C066,E	A/D ramp stop (PDLOT)				

Note: The joystick port at J3 (Port A) can be configured to be a serial port to support a device like-the Silentype. Care must be taken to insure that the port has been configured for the proper device or signal contention will occur and give erroneous results.

The sequence of operation for the A/D would be as follows:

1) set the desired channel address nto A/D 0 through A/D 2.

mappia computar inc.

- 2) start the A/D by cycling the PDLEN signal low for 40 micro seconds then back high
- 3) set up one of the timers to count.
- 4) test for ramp stop
- 5) read the counter
- 6) compute the value of the channel input.

(ppla compu			
		Peripher	al Conne	ctor Pinout
•	GND	26	25	+5V
	DMAOK	27	24	NOT USED
	DMAI	28	23	NOT USED
	IONMI	29	22	TSADE (Open collector)
	IRQ	30	21	RDY (Open collector)
	IORES	31	20	I/O STROBE
	INH	32	19	РНО
	-12V	33	18	R/W A/// Peripheral Connector Slot
	-5 V	34	17	A15 TOP VIEW
	SYNC	35	. 16	A14
	C7M	36	15	A13
	Q3	37 ·	14	A12 GND 28 CD 25 +5V DMAOK 27 CD 24 NOT USED 23 NOT USED 23 NOT USED
	CIM	38	13	A12 GNO 28 CD 23 +5V 24 NOT USED COMACK 27 CD 23 NOT USED COMACK 27 CD 23 NOT USED COMACK 27 CD 21 ROY CD 21 ROY CO STRUCK 20 CD 21 ROY C
•	IOCLR	39	12	A10 -127 33 00 13 PMO -127 33 00 11 R AW SYNC 35 00 15 A13 C7M 36 00 15 A13 A9 03 37 00 11 14 A12 C7M 38 00 12 A11
	C1M	40	11	A9 C7M 34 C C C C C C C C C C C C C C C C C C
	DEV SEL	41	10	A12 OMAN 27 OUD 22 ANOT USED 22 NOT USED 22 NOT USED 22 NOT USED 23 NOT USED 24 NOT USED 25 NOT USED 26 NOT USED 26 NOT USED 26 NOT USED 26 NOT USED 27 NOT USED 27 NOT USED 28 NOT USED 29 NOT
İ	D7	42	9	A8
	D6	43	8	A6 03 47 00 0 4 A2 00 0 1 4 00 0 1 1 10 0 5 ELECT
4	D5	44 "	7.	A5 +12V 50 1 1 10 SELECT
	D4	45	6	A4 O
	D3	46	5	A3 FRONT OF P.C. BOARD
	D2	47	4	A2
	D1	48	3	Al
	DO	49	2	AO
	+127	50	1	I/O SELECT
	•			7.7

chapple computer inc.

Table 33: Peripheral Connector Signal Description

74	V TA	Passadandana
Pin:		Description:
1	I/O SELECT O	This line, normally high, will become low when the microprocessor references page \$Cn, where n is the individual slot number. This signal become active during PHO (nominally 500ns) and will drive 12 LSTTL loads.
2-17	AO-A15 I,O	becomes valid within 300ns after the beginning of
		ClM and remains vaild through PHO. These lines will each drive 8 LSTTL loads.
18	R/ ₩ I , 0	Buffered Read/Write signal. This becomes valid at the same time the address bus does, and goes high during a read cycle and low during a write. This line can drive up to 10 LSTTL loads.
19	рно о	A l MHz signal which is identical to ClM. This line will drive 5 LSTTL inputs.
20	I/O STROBE O	This line will go low during C1M when the address bus contains an address between \$C000 and \$CFFF. This line will drive 12 LSTTL loads.
21	RDY I	The 6502's RDY input. This line should change only during ClM, and when low will halt the microprocessor on the next read cycle. This line has a lK ohm pullup to +5V. This line should be driven from an open collector output.
22	TSADB I	A low on this line from the peripheral will cause the address bus to tri-state for Direct Memory Access (DMA) applications. This has a 1 K ohm resistor pullup to +5V. This should be driven from an open collector output.
23	NA	Not used in an Apple /// (NO DAISM CHAIMNA OF PERIPHERALS!
24	NA	Not used in an Apple ///.
25	+5♥ 0	Positive 5-volt supply, 2.0 amps total for all peripheral boards together (but note a limit of 1.5 Watts per board).
26	GND NA	System circuit ground. O volt line from power supply. Do not use for shield ground.
27	DMAOK Ø	Acknowledge signal to the peripheral following
		7 9

			its request for the special Direct Memory Access (DMA) mode. Informs the peripheral that the DMA can now proceed.
28	DMAI	I	Direct Memory Access (DMA) interrupt. Requests the A Apple /// DMA mode. Has a 1 K ohm pullup to +5. This should be driven from an open collector output.
29	IONMI	I	Input/Output Non-Maskable Interrupt. This is THE NMI DOES equivalent to the IORES (pin 31) line as it will NOT GODIETTY TO execute the same code in the Autostart ROM. This THE MESSAR, SO line should be driven by an open collector output. BY THE SYSTEM.
30	IRQ	I	This line is ignored in Apple][emulation mode. It should be driven by a TTL output.
31	IORES	0	Input/Output Reset signal used to reset the peripheral devices. Pulled low by a power on or RESET key. This line will drive 12 LSTTL loads.
32	INH	I	Inhibit line. When a device pulls this line low, all system memory is disabled. This line has a 1 K ohm pullup resistor to +5V and should be driven form an open collector output.
33	-12 V	0	Negative 12 volt supply, 200mA total for all peripheral boards together.
34	-5 V	O	Negative 5 volt supply, 200mA total for <u>all</u> periperal boards together.
35	SYNC	0	The 6502 opcode synchronization signal. Can be used for external bus control signals. Will drive 10 LSTTL loads.
36	C7M	0	Seven MHz high frequency clock. Will drive 10 LSTTL loads.
37	Q3	0	A 2MHz (nonsymetrical) general purpose timing signal. Will drive 10 LSTTL inputs.
· 38	CIM	0	Complement of ClM clock. This will drive 12 LSTTL loads.
39	TOCLE	0	Provides the \$C800 space disable function directly without address decoding (\$CFFF is used for Apple][peripherals. It is addressed from \$C02x. This line will drive 12 LSTTL loads.
40	CIM	0	Phase ClM clock. This is the same as the microprocessor's 1 MHz clock. This will drive 12 LSTTL loads.
41	DEVICE	SELECT	This line becomes acive (low) on each peripheral
			7 9

papple computer inc.

connector when the address bus is holding address between \$COnO and \$COnF where n is the slot number plus \$8. This line will drive 12 LSTTL loads.

42-49 D7-D0 **I**,0 The 8-bit system data bus. During a write cycle, data is set up by the 6502 less than 300ms after

the beginning of CIM. During a read cycle the 6502 expects data to be ready no less than 100ms

before the end of CIM. These lines will drive 8 LSTTL inputs.

50 +12V O Positive 12 volt supply, 300mA total for all peripheral boards together.

* NOTE: TOTAL POWER DRAWN BY ANY ONE PERIOMETER BOTHE IS NOT TO

mapple computer inc.

The Real Time Clock/Calendar

A real time clock has been incorporated into the A /// using 58167 CMOS Clock/Calendar chip. This chip has the resolution to count to thousandths of a second. The clock circuitry can be set to cause an interrupt at intervals from a tenth of a second to interrupts every month.

Since the clock is a CMOS circuit it consumes about 10ua in the standby (power off in the Apple ///) mode. This is about the same as a normal LCD watch. Three "AA" alkaline batteries are mounted in a battery pack that clips to the casting near the internal speaker. Wires attached to the battery holder connect to a 2 pin molex connector at location Gl3.

This clock chip is not a member of the 6500 family and is not directly compatible. Special considerations have been incorporated into the logic design to allow the Apple III to access and control of the clock chip.

The timing requirements for the clock chip require that the address lines be latched for much longer than the processor can accomplish in normal operations, so the clock is addressed with the "Zero Page Register" (the B port of VIA B6). The operating system will temporarily store the current zero page address at another location then write the desired clock address into the zpage register. The processor clock, PHO, is extended to —usec by the action of the prom 180 and associated circuit. The clock chip also requires a separate read and write strobe so appropriate logic was designed to split the R/W signal into a read and write strobe.

When the processor has completed its access to the clock it will return the proper zero page address to the VIA and PHO will return to its normal operation.

Please refer to the specification sheet in the Appendices for complete details of the clock.

The transistor array performs two functions. One it supplies Vcc from the power supply when the Apple /// is "on", and develops a power down strobe to the clock chip to set its standby mode just before the supply fully decays.

The clock may be programmed that while it is in the standby mode to provide a PDINT to an external device which may restore power to the Apple to service a particular device. This feature would be very useful in communications networks that poll at specific times in off-hours. However, at the time of this printing no such remote device has been specified.

The clock runs on a 32KHZ crystal may be adjusted to an operating tolerance of 5 minutes a month. There are two methods used, on is a vertifications of operation using software, this however has the accuracy of approximately 5 minutes a month, which for many applications and users is close enough, but for those users who demand a closer setting a method of setting the clock using an accoustic probe and frequently meter is available. The only problem with this is the cost of the calibration equipment (nearly \$1000 per station). Level II centers will most likely be equipped with these devices.

It should be noted that there is a slight shift if frequently between power on


cappia computar and

and standy modes. Depending on the actual usage of power on and off the clock may vary perceptibly over the course of a month. So it is best to describe the entire function as a clock, not a chronograph.



Apple /// Computer Information

Apple /// Service Reference Manual



Section | of | I • Theory of Operation

Chapter 8 • The Keyboard

Written by Apple Computer • 1982

mappia computar inc.

THE KEYBOARD

The Apple /// has a built-in 74 key typewriter-like keyboard which includes full alpha/numerics, four cursor control keys, two special function keys, and a numeric keypad. It has full upper and lower case ASCII code generation capability as well as full incorporation of Apple][functions.

The drawing on the previous page shows the standard keyboard legend and details the keystation number. Note that in addition to the 74 keys there is a recessed Reset key. Every key on the keyboard can be observed individually by the soft— ware. The Control and Shift keys modify the key codes when presented to the system.

The keyboard is electrically connected to the main circuit board by a 26 conductor ribbon cable. The cable plugs into a socket on the keyboard and the main circuit board. The signal assignment is shown on the Pin Signal Assignment table.


Repeat Functions


Any key held down for more thn 1/2 second is automatically activated to repeat at a 10 CPS rate. A high speed (30 CPS) repeat function is activated by holding down the closed Apple key (Key #68) after depressing and holding the key to be repeated. An idiosyncracy of the Apple /// is that if the closed Apple key is depressed before another key, it is displayed as only one character. If it is depressed after another key, the high speed repeat is activated.

The four cursor control keys (63, 70, 71, 72) are two-contact keys. This means that as the key is partially depressed, it makes its first contact generating a signal code. When it is fully depressed, it will make a second contact, automatically activating a high speed repeat of that key.

READING THE KEYBOARD

The keyboard can be thought of as two hardware ports (busses) that can provide two distinct types of data. The first type is ASCII, which is addressed by Memory Address COOO; we will call this the KA port. The KA port always contains the lower 7 bits of the ASCII code and, like the Apple][, uses the MSB as a "keyboard data ready" flag. The second type of data is addressed by Memory Address COO8; we call this the KB port. The KB port looks at the "direct connect" keys and at the eighth bit of the key code. A summary of the bit meanings for these two types of data is shown in the table at the top of the following page.





dappie computer inc.

KEYBOARD	ENCODER	MATRIX
----------	---------	--------

	K	EYBOARI	O VER	TICAL Y						KEY PAD	
YO	A	z	ESC	TAB						NONE	
Yl	1	Q	S	x						9 6 3	
¥2	2	W	D	С						• ENTER	
¥3	3	E	F	v	SPAC	CE				8 5 2	
Y 4	4	R	н	В						ø	
¥5	5	T	G	N						7 4 1 -	
Y6	6	1	Y	~	J	M	RET	URN		NONE	
¥7	7	+=	U	3.1	K	<,	Ť	1		NONE	
Y8	8	ø	I	P	;:	•	>	•		NONE	
Y9		9] }	0		L	1	?/		NONE	
	K	EYBOAR	D HOR	IZONTAL X						KEY PAD	
хo	ESC	1	2 3	4	5	6	7	8	9	NONE	
X1	TAB	Q	W E	R	T	Y	U	I	0	NONE	
X2	A S	D	F G	н	J	ĸ	L	: ;		NONE	
х3	z x	С	V B	N	M	<,	>.	? /		NONE	
X4	ø =	- +	- 1							7 8 9	
X 5	P {	} :	~							4 5 6	
Х6		RETURN	†							1 2 3	Ø
x7	SPACI	<u> </u>	→ ↓							- ENTER	



MEMORY ADDRESS REFERENCE

		KA	PORT	(C000)			KA	PORT (C008)
Bit	0		ASCII	Bit O	*	Bit	0	"l"="any key down"
Bit	1		ASCII	Bit 1	*	Bit	1	"0"="shift depressed"
Bit	2		ASCII	Bit 2	*	Bit	2	"0"="control depressed"
Bit	3		ASCII	Bit 3	*	Bit	3	"0"="alpha lock set"
Bit	4		ASCII	Bit 4	*	Bit		"0"="Apple 1 switch depressed"
Bit	5		ASCII	Bit 5	*	Bit	5	"0"="Apple 2 switch depressed"
Bit	6		ASCII	Bit 6	*	Bit	6	"l"="start up uncommitted mode"
Bit	7		"1"="	data ready :	flag" *	Bit	7	ASCII Bit 7

The KA data is used exactly like that in the Apple][keyboard. The KB data is provided for function expansion. The KB ports 1 to 5 are direct mechanical connections to defined function switches. Bit 0 is an output from the encoder circuity and bit 7 is the eighth bit of the key code. Bit 6 is a special bit, a flag used during turn-on to show that the operational mode (Apple /// or Apple][) has not yet been determined..

It should be noted that the Reset key cannot act on its own but has to be depressed with another key. This is a safety feature to prevent blowing away a good night's programming effort. Now isn't that nifty!? A CONTROL- RESET will give a true system reset. However, it cannot be used for recovery from Apple][mode. The CONTROL-RESET will also give the system an NMI (Non-Maskable Interrupt). This provides Apple /// with two levels of "reset."

chappia computar inc.

KEYBOARD CODES

A complete list of the codes generated by the encoder circuitry is presented is the following table:

Table: Apple /// KEYBOARD CODES (HEX)

Key #	Key Name	US	SH	CT	SU-CT	Key #	Key Name	US	SH	СТ	SU-CT
1*	ESCAPE	9в	9в	9B	9B	39	F	46	46	04	04
2	1	31	21	31	31	40	G	47	47	07	07
3	2	32	40	32	00	41	н	48	48	08	08
	3	33	23	33	23	42	J	4A	4A	0A	OA
. <mark>4</mark> 5	4	34	24	34	24	43	K	4B	4B	0B	OB
6	5	35	25	35	25	44	L	4C	4C	0C	OC
7	6	36	5E	36	53	45	;	3B	3A	3B	3A
8	7	37	26	37	26	46	•	27	22	27	22
9	8	38	2A	38	2A	47	RETURN	ΦO	ΟD	ΟD	OD
10	9	39	28	39	28	48*	1	B1	81	B1	B1
11	0	30	29	30	29	49*	2	B2	B2	B2	B2
12	-	2D	5F	2D	1F	50*	3	В3	в3	В3	в3
13	=	3D	2B	3D	2B	51	SHIFT		K	B-1 -	
14	BACKLASH	5C	7C	7 F	1C	52	Z	5A	5A	1A	1A
15*	7	В7	В7	В7	В7	53	X	58	58	18	18
16*	8	в8	В8	В8	В8	54	С	43	43	03	03
17*	9	В9	В9	В9	В9	55	V	56	56	16	16
18*	TAB	89	89	89	89	56	В	42	42	02	02
19	Q	51	51	11	11	57	N	4E	4E	0E	OE
20	W	57	57	17	17	58	M	4D	4D	ΟD	OD
21	E	45	45	05	05	59	,	2C	3C	2C	3C
22	R	52	52	12	12	60	•	2E	3E	2E	3E
23	T	54	54	14	14	61	/	2F	3F	2F	3F
24	Y	59	59	19	19	62	SHIFT			B-1 -	
25	Ū	55	55	15	15	63*	UP -C UR SOR	8B	8B	8B	8B
26	I	49	49	09	09	64*	0	BO	во	во	во
27	0	4F	4F	OF	OF	65*	•	ΑE	ΑE	AE	ΑE
28	P	50	50	10	10	66	ALPHA-LK		K		
29	RT-BRACK	5B	7B	1 B	1 B	67	APPLE 1				
30	LT-BRACK	5D	7D	1 D	1 D	68	APPLE 2		K		
31	LT-BRACK	60	7E	60	7E	69*	SPACE	A0	A0	A0	A0
32*	4	В4	В4	В4	В4	70*	LT-CURSOR	8B	8B	8B	8B
33*	5	В5	В5	В5	B5	71*	RT-CURSOR	95	95	95	95
34*	6	В6	В6	В6	В6	72*	DN-CURSOR	8A	8A	8A	8A
35	CONTROL		KE	-		73*	•	AD	AD		
36	A	41	41	01	01	74*	ENTER	8D	8 D	8 D	8D
37	S	53	53	13	13						
38	D	44	44	04	04						

^{*} Bit 7 (MSB) on these keys appears on bit 7 of KB port, on the KA port.

Note: the keys on the numeric keypad have only one code. Shift and Control

mapple computer inc.

have no effect on these keys.

THE APPLE II EMULATION MODE

In this mode the Apple /// special functions are locked out, making the keyboard look exactly like the Apple][. Thus, the Apple][software does not look at the KB port and must get all the Apple][codes for the KA port. This is the reason for coding and bit arrangements. However, the Apple //functions are not really locked out and could be read by an enterprising programmer, if desired.

Some of the keyboard codings which should be noted because of the Apple II emulation mode are:

- 1. "NUL" is a control-@ (Control-Shift-2). With the Apple][, the "NUL" is a Control-Shift-p.
- 2. "RS", record separator, is a control-Shift-6, which corresponds to control-Shift-n in the Apple][.
- 3. The Shift-m, for a left square bracket in the japple][, is not available in the emulation mode since the character is represented on the keyboard. The "GS", group separator, is a Control-left bracket rather than the Control-Shift-m.
- 4. "BS", backspace, has been retained for the left arrow and "NAK", negative acknowledgment, for the right arrow for both the Apple][and Apple /// modes.
- 5. "VT", vertical tab, and "LF, line feed, were chosen for the up and down cursor keys. In the Apple][mode these will not give a cursor movement (unless the operating system is changed) but will give the Control-k and Control-j codes. This could cause some slight confusion for those Apple][programs that use those codes (...now he tells me!).
- 6. The autorepeat and high speed repeat functions will work for the Apple][just like they do in the Apple /// mode. Nice!

ELECTRONIC CIRCUIT DESCRIPTION

Please refer to sheet 9 of 10 of the Schematic (Drawing Number 050-0039) for the following Keyboard Logic circuit description.

The Apple /// keyboard is simply an 8 by 10 X,Y matrix which is scanned by the encoder circuit [keyboard encoder rom H14] on the main logic board. All keys are scanned with the exception of five keys [shift, control, capslock, Applel, Apple2] that are direct connected. The second contacts of the cursor keys (high speed repeat function are OR'd wired into the Apple2 switch line on KB-5.

capple computer inc.

On the main board the encoder scans the keyboard matrix and provides the correct code outputs plus a strobe and an "any key down" signal. A diagram for the key matrix shows the key locations, and their ASCII character representations are shown on the following page. The special function keys can be detected separately from the standard control keys by observing that the MSB of the KB port is set high.

The A3 signal to the Tri-state data selectors (LS257's) selects whether the output of the LS257 will be a KA or KB port. If A3 is high, selected by memory address C008, the KB port is selected. The KBD line enable the reading of data off the keyboard.

The Repeat Function: The normal repeat function (10 cps) that occurs when a key is held down is the result of clocking and resetting the flip-flop HII (feeding into HI2). This is accomplished by the AK (any key) and DTRDY (data ready) setting, HII then having CLRSTB (clear strobe) resetting the flip-flop. The Apple2 key, when depressed after a character key, engages the high-speed repeat function. The combination of the Apple2 key signal clocking the edge triggered flip-flop (HII), and pulse change to the inputs of the 556 (LIO) dual timers speeds up the timing.

The Reset Function: The power on reset is provided by the one shot (A5). Depressing the reset key results in a soft reset. This causes the KRESET line to go low and enable the LS139 (J11). If the Control key and the Reset key are both depressed, a hard reset results. This hard reset can be foiled through sophisticated programming. The RESETLK (reset lock signal) provided from the Environmental Register [6522 - B6], can disable the Reset and NMI. (Try it!)

Keyboard Light: The keyboard light indicates the VCC is provided to the keyboard. If no light is observed, check Q9 [MPV 51].

PIN SIGNAL ASSIGNMENT

```
Pin # Description
       Y0
       YI
3
       Power Light
       Apple 2 (high speed repeat)
       ¥3
7
       Apple 1
       Alpha Lock (alternate action)
10
       Y5
11
       Control
12
       XS
13
       Signal Ground
       X0
       Reset
15
       Х2
16
       ::7
17
       Х2
18
19
       Y.5
20
       хЗ
       Χ4
21
22
       ۲ŋ
23
       Y6
24
25
       Shift (both keys)
       Y7
26
       X6
                                            18
                                            20
                                            ZI
                                                             56
                                                             51 .
                                          8.9
```

Page 0153 of 0730


Apple Computer Inc • 1982


\$ = REPRESENTS HEXADECIMAL

Table 2: Keys and their Associated ASCII Codes (Bit 7 always set)

Key	Alone	CONTROL	SHIFT	Both	
•					
<space></space>	\$AO	\$A0	\$AO	\$A0	
ESCAPE	\$9B	\$9B	\$9B	\$9B	
1!	\$B1	\$B1	\$Al	SAL	
2@	\$B2	\$B2	\$CO•	\$80	
3 #	\$B3	\$ B3	\$A3	\$ A3	
4\$	\$B4	\$B4	\$A4	\$A4	
5%	\$B5	\$B5	\$A5	\$A5	
6^	\$B6	\$B6	\$DE.	\$9E	
7&	\$B7	\$B7	\$A6	\$A6	
8*	\$B8	\$B8	ŞAA	\$AA	
9(\$B9	\$B9	\$A8	\$A8	
o)	\$B0	\$BO	\$A9	\$A9	
-	\$AD	ŞAD	SDF	\$9F	
=-	\$BD	ŞBD	ŞAB	\$AB	
Ni	\$DC	\$9C	ŞFC	ŞFF	
TAB	\$89	\$89	\$89	\$89	
	•		\$FB	\$9B	
[{	\$DB	\$9B	•		
]}	\$DD	\$9D	\$FD	\$9D	
	\$A7	ŞA7.	\$A2	\$A2	
RETURN	\$8D	\$8D	\$8D	\$8D	
,<	ŞAC	ŞAC	\$BC	\$BC	
•>	\$AE	ŞAE	\$BE	ŞBE	
/?	\$ AF	ŞAF	\$B F	\$B F	
<left arrow=""></left>	\$8 8	\$8 8	\$88	\$8 8	
<pre><right arrow=""></right></pre>	\$95	\$95	\$95	\$95	
<up arrow=""></up>	\$8B	\$8B	\$8B	\$8 B	
<down arrow=""></down>	\$8A	\$8 A	\$8A	\$8 A	
•	\$AE	ŞAE	ŞAE	ŞAE	
-	\$AD	\$AD	\$AD	ŞAD	
ENTER	\$8D	\$8D	\$8D	\$8D	
A	\$C1	\$81	\$Cl	\$81	
В	\$C2	\$82	\$C2	\$82	
C	\$C3	\$83	\$C3	\$83	
D	\$C4	\$84	\$C4	\$84	
E	\$C5	\$85	\$C5	\$8 5	
F	\$C6	\$86	\$C6	\$86	
Ğ	\$C7	\$87	\$C7	\$87	
H	\$C8	\$88	\$C8	\$88	
Ī	\$C9	\$89	\$C9	\$8 9	
j	\$CA	\$8A	\$CA	\$8A	
K	\$CB	\$8B	\$CB	\$8 B	
L L	\$CC	\$8C	\$CC	\$8C	
M	\$CD	\$8D	\$CD	\$8D	
N	\$CE	\$8E	\$CE	\$8 E	
		\$8 F	\$CF	\$8 F	
0	\$CF	\$0 . \$90	\$DD	\$90°	
P	\$D0	\$90 \$91	\$D0 \$D1	\$90 \$91	
Q	ŞD1		\$D1 \$D2	\$92	
R	\$D2	\$92			
S	\$D3	\$93	\$D3	\$93 \$94	
T	\$D4	\$94	\$D4	\$94	
				8.10	

U \$D5 V \$D6 W \$D7 X \$D8 Y \$D9 Z \$D8	5 \$96 \$D6 7 \$97 \$D7	\$95 \$96 \$97 \$98 \$99 \$9A	








Apple /// Computer Information

Apple /// Service Reference Manual



Section I of II • Theory of Operation

Chapter 9 • Power Supply

Written by Apple Computer • 1982

Capple computer inc.

THE APPLE /// POWER SUPPLY

The Apple /// power supply converts power from the AC line to DC. This is a constant voltage power supply. This means:

- The output voltage is maintained constant regardless of changes in the load, line, or temperature.
- The Apple /// power supply is a free running flyback type, off line switching power supply.
 - It can accept either 115VAC or 230VAC (jumper selectable) and delivers 4 regulated DC outputs at a total of 55 watts.
 - It supplies +5, -5, +11.8, and -12VDC.
 - It is called a flyback type power supply because energy is transferred from the primary of the transformer to the secondary when the switching transistor switches off (during flyback).


The following paragraphs will describe the switching power supply in more detail.

THE BASIC SWITCHING POWER SUPPLY

The regulating element of the switching power supply consists of a transistor that acts as a rapidly opened and closed switch. The AC input is rectified to unregulated DC, then "chopped" by the switching element components at a fast rate, approximately 25kHz. The resultant is transformer-coupled to an output network which provides the final rectification and filtering. Regulation is accomplished through control circuits that vary the on-off periods (duty cycles) of the switching components.

Advantages

- 1. Greater Efficiency
 - Lower power is dissipated because of the on/off role of the regulator. The switching transistors dissipate very little power when either saturated (on) or cutoff (off). With less wasted power, the switching power supply runs at cooler temperatures and costs less to operate.
- 2. Size and Weight
 - Because components such as capacitors, transformers, and inductors operate at high switching rates they can be smaller and weigh less than those that operate at power line frequencies.
- 3. Operating Conditions
 - The switching power supply can operate under low AC conditions . and can sustain (holdup) its output if input power is momen-



capple computer line.

tarily lost. This is because the AC input is rectified and the filter capacitors charge to peak voltages on the AC line.

Disadvantages

- 1. Transient Recovery Time
 - The dynamic loading regulation is slower than that of the series regulated supply. The recovery is limited mostly by the inductance of the output filter network.
- 2. EMI (Electro-Magnetic Interference)
 - This is a natural byproduct of this type of power supply. This EMI can be conducted to the load (resulting in higher output ripple and noise), and it can be conducted back into the AC line. (Now you know where that stuff on TV came from).
 - Apple designed this power supply with filter networks and shielding to greatly reduce EMI.


HOW IT WORKS!

Regulation is accomplished by a switching transistor Q2 operating under control of a feedback network. The feedback network, consisting of a voltage comparitor and blocking oscillator, controls the duty cycle of the oscillator.

The energy is transferred from the primary to the secondary of the transformer and delivered to the output rectifier/filter. Here the waveform is rectified and averaged to provide a DC output level that is proportional to the duty cycle of the waveform.

Referring to the block diagram, Figure x.x below, note that:

- o The AC is passed through an EMI filter and then rectified to provide approximately 300 VDC across the capacitive input filters (C6, C7, C8, C9 of the schematic diagram). This voltage is applied to the primary of the transformer (T2) by the switching elements (turning on power transister Q2). A linear current ramp is developed by the primary inductance of the transformer.
- o When the switching elements are turned off, the energy stored in the transformer is transferred to a second set of rectifiers through a capacitive filter network to provide filtering of the output.
- o The +5 volt output of the final rectifier network is compared to a reference voltage, and the error is fed back to a blocking oscillator.
- o The blocking oscillator basically changes the frequency depending on the output voltage. This in turn changes the repetition rate of the switching elements, which changes the energy transfer through the transformer and voltage output. This is how regulation is accom-



eta: la computer inc.

plished.

o If the output voltage should change in such a way that the blocking oscillator goes into saturation, the output is essentially cut off.

DETAILED HARDWARE DESCRIPTION [Refer to Schematic]

A THERMISTOR, Rl, is used to limit AC input surge current by its negative temperature coefficient of resistance. When cold, during turn on, Rl has a high resistance; after it heats up, Rl has a low resistance.

VDR1 is a varistor and is used as a transient suppressor. It keeps voltage spikes that result from power supply switching from affecting the performance of the power supply. It basically provides AC line surge current protection at turn on.

THE AC LINE SELECTABLE JUMPER, when connected to 220V position, causes the power supply to act as a conventional full wave rectifier. For 120V AC inputs the input circuitry becomes a voltage doubler.

THE EMI FILTER made up of T1, L1, L2, and C1, helps prevent high frequency RFI spikes from being conducted to the load or back into the AC line.

DBl is a diode rectifier bridge.

THE SWITCHING ELEMENT consists of the circuitry associated with Q2 and Q1. You may recall that the linear current ramp, developed in the primary of the transformer when Q2 is turned on, is transferred to the secondary when Q2 is turned off.

The turn on of Q2 is accomplished by R2 for starting, and thereafter by the feedback winding in T2 driven by R4 and C10. This winding initiates turn on during the ringdown following the flyback.

If a sufficient voltage is developed across R9, Q1 will be forward bias. This would occur if by chance one of the output voltages were shorted. In that case, the oscillator would stop and shut off all the outputs, pause for 1/2 second, and attempt to restart.

THE OUTPUT RECTIFIER DIODES, D7 through D12, provide rectification, but also protect internal components against reverse currents that could be injected into supply by an active load.

IC1 helps accomplish regulation by comparing the output voltage against its own internal reference and delivering a voltage level to the base of Q3.


The emitter of Q3 is driven by a positive going ramp created by the inductive resistance associated with R14 while Q2 is on. When this voltage is sufficient to forward bias the emitter-base junction of Q3, conduction of Q2 is terminated.


You can now see that the operating frequency varies with the line and load.

OVERVOLTAGE PROTECTION is accomplished by sensing the +12V level via the re-



sistor voltage divider of R17 and R18, referenced to the zener voltage on Z1. When the +12V output rises above tolerance, Q4 is turned on, which in turn triggers SCR1. SCR1 then clamps the +12V to ground, causing the power supply to fold back.





APPLE III POWER SUPPLY

REF	DESCRIPTION	QTY	PART NUMBER
	AC Input Socket		149-00200020
	Connector Housing 1 CCT	1	138-00000170
	Crimp Terminal	1	403-02200510
	Double Side Tape Width=3x4mm	20	027-01400010
	Faston Tab	1	403-02200700
	Heatsink	1	398-00200060
	Insulator 298. 45X88.9MM	1 2	183-00101410
	Nut M3 P=0.5 MS/NP	1	394-00400011 278-01100010
	On/Off Switch Pan	i	403-01101810
	PHL Pan M.C Screw M#x12 P=0.5 BS/NP	2	391-20204141
	PHL Pan M.C Screw M3X8 P=0.5 BS/NP	3	391-20204061
	PHL Pan M/C Screw M3X8 P=0.5 BS/NP	ì	391-20204021
	PVC Coating CU Wire 100MM UL1015	1	356-12200571
	PVC Coating CU Wire 80MM UL1015	1	357-11800545
	PVC Coating CU Wire 95MM UL1015	1	356-12200566
	Rectifier RG3B	3	226-10700011
	Resistor, 68K + 5% 1/4W, Carbon Film	2	240-68306022
	Resistor, 82K \leftarrow 5% 1/4W, Carbon Film	2	240-82306022
	SCR C122u	1	227-13000010
	Solder Bar	1	366-00130010
	Solder Bar 60/40	0	366-00130010
	Spring Washer M3 BS/NP	10	392-00800031
	Standoff M3	8	393-00200100
BRI	Bridge Rectifier KBP10		226-30500010
C01	Cap, 0.22uf, 250VAC, Metallized Paper	1	068-22400010
C02	Cap O.luf, 250VAC, Metallized Paper	1	068-10400010
C03	Cap, 4700pf, 400 VAC, Ceramic	2	055-47220001
C04	Cap, 4700pf, 400 VAC, Ceramic	2 1	055-47220001 058-10400100
C05 C06	Cap, 0.luf, 400 V, Polyester Cap, 100uf, 250V, Electrolytic	4	057-101201170
C07	Cap, 100uf, 250 V, Electrolytic	4	057-101201170
C08	Cap, 100uf, 250v, Electrolytic	~	057-10120170
C09	Cap, 100uf, 250V, Electrolytic	4	057-101201170
C10	Cap, 100uf, 250V, Electrolytic	1	057-22120080
C11	Cap, 0.00luf, 3KV, Ceramic		055-10261328
C12	Cap, 22uf, 100V, Polyester	2	058-22400120
C13	Cap, 1000uf, 10V, Electrolytic	6	057-10220020
C14	Cap, 1000uf, 10V, Electrolytic	6	057-10220020
C15	Cap, 1000uf, 10V, Electrolytic	6	057-10220020
C16	Cap, 1000uf, 10V, Electrolytic	6	057-10220020
C17	Cap, 330uf, 16V, Electrolytic		057-33120080
C18	Cap, 22ouf, 10V, Electrolytic	1	057-22120060
C19	Cap, 0.22uf, 100V, Polyester	1	058-22300080
C20 C21	Cap, 1000uf, 10V, Electrolytic Cap, 0.22uf, 100V, Polyester		057-10220020 058-22400120
C22	Cap, 1000uf, 10V, Electrolytic		057-10220020
C23	Cap, 330uf, 16V, Electrolytic	3	057-33120080
C24	Cap, 680uf, 16V, Electrolytic	1	057-68120010
C25	Cap, 330uf, 16V, Electrolytic	3	057-33120080
C26	Cap, 0.1/1KV, Ceramic	1	055-10360925
D01	Diode, Rectifier, RGP10A	1	226-10400050
D02	Diode, Rectifier, RGP10M	2	226-10400100
D03	Diode, Recitifier, RGP10M	2	226-10400100


APPLE III POWER SUPPLY

REF	DESCRIPTION	QTY	PART NUMBER
D04	Diode, Rectifier, 1N4001GP	1	226-10400080
D05	Diode, Silicon, 1N5282	3	212-10700200
D06	Diode, Silicon, 1N5282	3	212-10700200
D07	Diode, Rectifier/Scr Assembly		853-00700010
D08	Diode, Rectifier assembly		853-00200140
D09	Diode, Rectifier Assembly		853-00200140
D10	Rectifier Assembly		853-00200140
D11	Schottky Diode S3SC3M	_	212-31100030
D12 D13	Rectifier RG3B Diode, Silicon, 1N5282	1	226-10700010
F1	Fuse 2.75A 125V	3 1	212-10700200
ĪCI	Integrated Circuit, Regulator, TL431CP	1	084-00200040 211-10800070
J1	Jumper Wire	4	358-80810011
J2	Jumper Wire	4	358-80810011
J3	Jumper Wire	4	358-80810011
J4	Jumper Wire	40	358-80800001
Ll	Choke	2	852-20100350
L2	Choke	2	852-20100350
L3	Base Choke	1	328-00100030
L4	Choke 1.5mH	1	328-00100010
L5	Choke Coil Assembly	1	852-20100010
L6 L7	Choke Coil	1	852-10100370
L8	Choke Coil Choke Coil	1	328-00100060
Q1	Transistor SD467	1	328-00100060
Q2	Transistor 2SC1358	1	209-11700463 209-10200010
Q3	Transistor SB561	2	210-11700353
Q4	Transistor SB561	2	210-11700353
RO1	Thermistor, 4R @25 C +10% 6R @ 25 C +20%	1	258-40970015
RO2	Resistor, 150K +-5% 1/2W	2	240-15406033
RO3	Resistor, 150K +-5% 1/2W	_	240-15406033
RO4	Resistor, +-5% 47R 2W, Metal Oxide	1	248-47006063
R05	Resistor, +-5% 1/4W 1.2K	1	240-12206022
R06	Resistor, 5.6R +-5% 1/4W	1	240-56906022
R07 R08	Resistor, +-5% 56R 1/4W, Carbon film	_	240-56006022
R09	Resistor, +5% 120R 2W	1	248-12106063
R10	Resistor, +-5% 1/4W 15R Resistor, +-5% 1/4W 10R, Carbon Film	2	240-15006022
R12	Resistor, 0.47R, Metal Film	1	240-10006022 247-04786054
R13	Resistor, -5% 1/4W 39R, Carbon Film	i	240-39006022
R14	Resistor, +-5% 270R 1/4W	2	240-27106033
R15	Resistor, +-5% 270R 1/4W, Carbon Film	_	240-27106033
R16	Resistor, 8.2 +-5% 1/4W, Carbon Film	1	240-82906022
R17	Resistor, +-5% 680R 1/4W	1	240-68106022
R18	Resistor, +-5% 1.8K, Carbon Film	1	240-18206022
	Resistor, +-5% 2.2K, Carbon Film	1	240-22206022
	Resistor, +-5% 2.7K 1/4W, Carbon Film	1	240-27206022
R19	Resistor, +-5% 560R 1/4W, Carbon Film	1	240-56106022
R20	Resistor, 22R 1/4W +-5%, Carbon film	1	240-22006022
R21	Resistor, 100R +5% 1/4W, Carbon Film	1	240-10106022
R22 R23	Resistor, 56R +-5% 1/4W, Carbon Film	3	240-56006022
R243	Resistor, 56R +-5% 1/4W, Carbon film	1	240-56006022
R25	Resistor, 12K +-5Z 1/4W, Carbon Film Resistor, +-5Z 1/4W 470R, Carbon Film	1	240-12306022
			240-47106022

Apple /// Computer Information • Apple /// Level 2 Service Reference Manual

APPLE III POWER SUPPLY


REF	DESCRIPTION	QTY	PART NUMBER	
R26	Resistor, +-2% 2.7K 1/4W, Metal Film	2	247-2701502	
R27	Resistor, +-2% 2.7K 1/4W, Metal Film		247-27015022	
R28	Resistor, 100K +-5% 1/4W, Carbon Film	2	240-10406022	
R29	Resistor, 100K +2% 1/4W, Carbon Film		240-10406022	
R30	Resistor, -5% 56R lW, Matal Oxide Filmm	1	248-56006052	
R31	Resistor, +-5% 220R lW, Metal Oxide Film	1	248-22106052	
R32	Resistor, 1R !w, Metal film	1	247-10086054	
Tl	Common Mode Choke Assembly	1	852-20200010	
T2	Power Transformer assembly	1	852-10200760	
T3	Control Transformer Assembly	1	852-10200680	
VDRL	Varistor 260VAC	1	256-26100014	
Z1	Zener Diode 9.6 to 10.V @ lmA	1	222-98085002	





Apple /// Computer Information

Apple /// Service Reference Manual



Section I of II • Theory of Operation

Chapter 10 • Apple][Emulation

Written by Apple Computer • 1982

dapple computer **...

APPLE II EMULATION RESTRICTIONS

- O NO LANGUAGE CARD
- O NO ROM CARD
- O PADDLES ARE DIFFERENT
- O ENTER WITH SOFTWARE BUT ONLY RESET WILL EXIT

THE COLOR VIDEO CONNECTOR

Pin	Name	Description
1	SG	Shield Ground.
2	XRG B4	One of four GRB outputs. This (and pins 5, 9, and 10) is a TTL output with instantaneous color information. A linear weighted sum of these four signals will form a true 16-color RGB video signal
3	SYNCH	Composite synchronization signal with negative- going tips.
4	PDI	Not used.
5	XRGB1	See pin 2.
6	GND	Power and signal ground.
7	-5 V	-5 volt power supply. A device may draw up to 200 ma through this pin.
8	+12 V	+12 volt power supply. A device may draw up to 500 ma through this pin.
9	XRGB2	See pin 2.
10	XRGB8	See pin 2.
11	BWV ID	Black and white composite video. This is an NTSC composite video signal with negative-going synch tips, I volt peak-to peak into a 75 ohm load. Color information is encoded as a linear grey scale.
12	NTSC	Color composite video. This is an NTSC-compatible video signal with negative-going sych tips, I volt peak-to-peak into a 75 ohm load.
13	GND	Power and signal ground.
14	-12V	-12 volt power supply. A device may draw up to 200 ma through this pin.
15	+5₹	+5 volt supply. A device may draw up to 1 amp through this pin.

This connector supplies 7 different video signals and 4 power supply voltages. Through this connector you can hook up the Apple to any NTSC color or black and white video monitor. With an additional circuit you can hook up the Apple to a studio-quality RGB color monitor.

All power supply current ratings assume that no peripheral cards are installed in the system. If there are cards in the system, be sure to account for the current drawn by those cards.

mapple computer inc.

THE HIGH-RESOLUTION GRAPHICS (HI-RES) MODE

The Apple][emulation mode high resolution graphics are identical to the Apple][except some combinations of colors on the right edge of the screen will cause the left edge pixels to blink. This is normal though distracting.

THE SPEAKER

The speaker function is identical to the Apple][with the following additional features.

A reference to location 49216 (or the equivalent addresses -16336 or hexadecimal \$CO40) will cause a 0.1 second 1 KHz tone to be produced which is similar to the sound the AUTOSTART monitor makes when the BELL character is sent to the screen. The advantage to this is 0.1 seconds of cpu time is returned to the user since only 1 microsecond is required to start the BELL sound.

The AUDIO connector at the back of the Apple /// provides the same signal as the speaker. When you insert a miniature phone-tip plug into this jack, the Apple's internal speaker is silenced; if there is an amplifier or other device properly connected to the plug, then that device will receive all audio signals generated by the Apple. The signal is a 0.5 volt peak-to-peak audio signal on its tip and signal ground on its ring.

THE CASSETTE INTERFACE

The cassette interface is completely eliminated on the Apple ///. References to the cassette output port at 49184 (or the equivalent -16352 of hexadecimal \$CO20) will cause pin 39 of the I/O slots to go low for a microsecond. This is for use by Apple /// native mode peripherals to deselect to \$C800 ROM address space.

Reading the cassette input port at 49248 or the equivalents -16288 or hexadecimal \$CO60 will read joystick switch 0 into bit 7.

gappia comutar inc.

Table 10: Input / Output Special Locations

Function .		Addres		
	Dec	imal	He≭	Read/Writ e
Speaker	49200	-16336	\$C030	r/W
Beep	49216	÷16320	\$C040	r/w
Deselect \$C800			•	
for Apple ///				
peripera ls				
(pin 39 in slot s)	49184	-16352	\$C02 0	R/W
Joystick switch 0	49248	-1628 8	\$C06 0	R(bit 7)
Joystick switch l	4924 9	-16287	\$C061	R(bit 7)
Joystick switch 2	49250	-1628 6	\$C062	R(bit 7)
Joystick switch 3	49251	-16285	\$C063	R(bit 7)
A/D Select O	49240	-16296	\$C058	R/W
A/D select O	49241	-16295	\$C059	R/W
A/D Select 1	49246	-16290	\$C05E	R/W
A/D Select 1	49247	-16289	\$C05F	R/W
A/D Select 2	49242	-16294	\$C05A	R/W
A/D Select 2	49243	-16293	\$C05B	R/W
A/D Ramp charge	49244	-16292	\$C05 C	R/W
A/D Start timeout	49245	-16291	\$C05D	R/W
A/D Timeout Clock millisecond	49254	-16282	\$C06 6	R(bit 7)
counter (\$NO)	49264	-16272	\$C07 0	' R(bits 7-4)

Table 9: A/D Selection

A/D 2	A/D 1	A/D O	Input
0	0	0	Ground
0	0	1	Joystick, Port B, X axis
0	1	0	Joystick, Port B, Y axis
0	1	1	Joystick, Port A, X axis
1	0	0	Joystick, Port A, Y axis
1	0	1	Clock Battery
1	1	0	No connection
1	1	1	Reference Voltage



ANALOG INPUTS

The system has two joystick ports with provisions for two A/D inputs each. Joystick Port A reads A/D inputs 0 and 2 while Port B reads inputs 1 and 3 as defined in BASIC and the monitor subroutine PREAD.

To read the A/D inputs, the software must select the desired input and charge the ramp capacitor for at least 500 microseconds. Then the ramp is started and the time measured until the A/D timeout goes low. The discharge time is proportional to the input voltage.

STROBE OUTPUT

The strobe output (\$C040) has been replaced by a 0.1 second 1 KHz tone from the speaker.

AUTOSTART ROM / MONITOR ROM

The Apple][emulation only comes with a modified version of the Autostart ROM. This is in write protected RAM which is loaded when the Apple][emulation disk is booted.



THE SYSTEM MONITOR

SAVING A RANGE OF MEMORY ON THE TAPE

Since there is no cassette port on the Apple /// the W (for WRITE) command has no effect. The code in the Emulation mode Autostart

Monitor contains an RTS instruction followed by NOP instructions,
followed by BRK instructions. This fills the space occupied by the WRITE subroutine (locations \$FECD-\$FEF4).

READING A RANGE FROM TAPE

Again, since there is no cassette port the R (READ) command has no effect. The READ subroutine contains an RTS followed by NOP instructions, followed by BRK instructions (locations \$FEFD-\$FF2C).

SOME USEFUL MONITOR SUBROUTINES

\$FB1E PREAD READ A JOYSTICK AXIS

PREAD will return a number which represents the position of a joystick axis. You should pass the number of the joystick axis (0 to 3) in the X register. If this number is greater than 3, port A, Y axis is read. PREAD returns a number from \$00 to \$FF in the Y register. The accumulator is scrambled.

J	oys'	tio	:k	Reference:			
Port	A,	X	axis	0			
Port	В,	X	axis	1			
Port	A,	Y	axis	2			
Port	В,	Y	axis	3			



Page Three Monitor Locations

Addres s:		Use:							
Decimal	Hex	•							
1008	\$3 FO	Holds the address of the subroutine which handles							
1009	\$3F1	machine language "BRK" requests (normally \$FA59).							
101 0 101 1	\$3 F2 \$3 F3	Soft Entry Vector. These two locations contain the address of the reentry point for whatever language							
	•	is in use. Normally contains \$E003.							
1012	\$3 F4	Power-up byte. Normally contains \$45.							
1013	\$3 F5	Holds a "JuMP" instruction to the subroutine which							
1014	\$3 F6	handles Applesoft]["&" commands. Normally \$4C \$58							
1015	\$3 F 7	\$FF.							
1016	\$3 F8	Holds a "JuMP" instruction to the subroutine which							
1017	\$3F 9	handles "USER" (CONTROL Y) commands.							
1018	\$3FA								

Sapple computer me.

Built-In I/O Locatons

	\$O	\$1	\$2	\$3	\$4	\$5 	\$6	\$7			
\$ COO O	Keyboar	d Port	A Input								
\$C00 8	Keyboai	d Port	B Input	•							
\$C01 0	Clear Keyboard Strobe										
\$C02 0	Deselect all expansion I/O space (pin 39) for Apple /// cards										
\$C030	Speaker Toggle (lus) pulse										
\$C04 0	Speaker	Beep (l KHz fo	r 0.1 s	econ d)						
\$C0 50	gr	tx	nomi	x mix	pri	 sec	lore	es hires			
\$C05 8	I A/D (] A/D	 A/D	I I	 2 A/D	I CHGI A/D	I STJ A/D				
\$C06 0	I I SWO	I I SW 1	 SW 2	l I SW		<u> </u>		I I			
\$C07 0	Clock	nillisec	ond outp	ut (\$NO)						
\$C0 90- \$	C0 9F	Slot l	Devic e	Select	(pin 41)	goes low	during	CIM			
\$COAO-\$	COAF	Slot 2	Device	Select	(pin 41)	goes low	during	CIM			
\$COBO-\$	COBF	Slot 3	Device	Select	(pin 41)	goes low	during	CIM			
\$CO CO- \$	COCF	Slot 4	Device	Select	(pin 41)	goes low	during	CIM			
\$ COEO	Disk S	tepper M	otor Pha	se A							
\$COE1	Disk S	tepper M	otor Pha	se A							
\$C0E2	Disk S	tepper M	otor Pha	se B							
\$C0E3	Disk S	tepper M	otor Pha	se B							
\$COE4	Disk S	tepper M	otor Pha	se C							
\$COE5	Disk S	tepper M	otor Pha	se C							
\$C0 E6	Disk S	tepper M	otor Pha	se D							
\$C0E7	Disk S	tepper M	lotor Pha	se D							

cappis computer inc.

```
$COE8
       Disk motor off
$COE9 Disk motor on
$COEA Select Drive 1 (Built-in)
$COEB Select Drive 2 (First external)
$COEC
       Q6L
$COED
       Q6H
$COEE
       Q7L
$COEF
       Q7H
$COFO ACIA Receive/Transmit Data register
$COF1 ACIA Status register
$COF2 ACIA Command register
$COF3 ACIA Control register
$C100-$C1FF
              Slot 1 I/O Select (Pin 1) goes low during ClM low
$C200-$C2FF Slot 2 I/O Select (Pin 1) goes low during ClM low
$C300-$C3FF Slot 3 I/O Select (Pin 1) goes low during ClM low
$C400-$C4FF Slot 4 I/O Select (Pin 1) goes low during C1M low
```

sapple computer inc.

PERIPHERAL BOARD I/O

The Apple /// implements only slots 1 through 4. Slot 6 is always a disk interface card and slots 5 and 7 emulate either a SERIAL or COMMUNICATIONS card. Slot 0 scratchpad RAM exists but no provision is made to put a LANGUAGE card or FIRMWARE card into the system. Thus the RAM is limited to 48K with a 12K ROM chosen at Boot time.

PERIPHERAL CARD I/O SPACE

Slot 6 device I/O space \$COEO-\$COEF contains the hardware for the disk interface. Slot 7 device I/O space \$COFO-\$COF3 contains the addresses for the onboard ACIA.

PERIPHERAL CARD ROM SPACE

Slot 5 and slot 7 contain code which is functionally equivalent to the COMMUNICATIONS or SERIAL card for the Apple][. They differ in that they use the built-in ACIA. For a more complete explanation see "SERIAL AND COMMUNICATONS CARD EMULATION".

Slot 6 contains a copy of the Apple][16 sector Boot PROM.

mapple computer inc.

ROM MEMORY

The Applesoft, Integer Basic, and Autostart Monitor "ROMS" are actually write protected RAMs in the Apple ///. When the Emulation mode disk is booted it loads RAM memory with an image of each set of ROMs. Whichever language is selected when the Apple][disk is booted is loaded into the address space (\$DOOO-\$FFFF) and write protected.

RAM MEMORY

In Emulation mode there is always 48K of RAM. It is addressed \$0000 to \$BFFF. There is no provision for a slot 0 Language or Firmware card.

"USER 1" JUMPER

There is no "User 1" jumper in the Apple ///.

THE GAME I/O CONNECTOR

There is no 16 pin Game I/O connector in the Apple ///. However there are two 9 pin $^{11}D^{11}$ - joystick connectors.

THE JOYSTICK PORTS

The Apple /// has to joystick ports (A and B). The A port will NOT operate a silentype printer in Emulation mode. The physical pinout is:

5 4 3 2 1 9 8 7 6

apple computer inc.

PORT A PINOUT

Pin	Name	Description
1	SGND	Shield ground.
2	+5♥	+5 volt power supply.
3	GN D	Power and Signal Ground.
4	XO	Horizontal analog input, PDL (0) in BASIC.
5	SW1	Joystick switch 1, orange button.
6	+12₹	+12 volt power supply.
7	GND	Power and signal Ground.
8	YO	Vertical analog input, PDL (2) in BASIC.
9	SW3	Joystick switch 3.

PORT B PINOUT

Pin	Nmae	Description		
1	SGND	Shield Ground.		
2	+5 v	+5 volt power supply.		
3	GND	Power and Signal ground.		
4	X1	Horizontal analog input, PDL (1) in BASIC.		
5	SW2	Joystick switch 2, orange button.		
6	+127	+12 volt power supply.		
7	GND	Power and signal ground.		
8	Y1	Vertical analog input, PDL (3) in BASIC.		
9	s w0	Joystick switch zero.		

papple computer inc.

THE KEYBOARD

The keyboard is different in design but the locations of the Keyboard Data Input and the Clear Keyboard Strobe are the same. For more information see "THE KEYBOARD" in chapter 1.

CASSETTE INTERFACE JACKS

There are no cassette interface jacks in the Apple ///.

POWER CONNECTOR

The power connector is different but is not user accessible.

SPEAKER

The speaker is identical to the Apple][.

PERIPHERAL CONNECTORS

The Apple][emulation redefines a few of the pins on the connector and adds several new ones.

The most significant difference is that interrupts will not be sent to the 6502 from the slots. In fact the IRQ (pin 30) is an input to the cpu so the card can't even determine if an interrupt is occuring. Thus Emulation mode runs without interrupts, period.

The RES (pin 31) is an output to the card and goes low when the RESET key is pressed on the keyboard. However the microprocessor is actually performing an NMI not a RESET.

	Peripheral	Connector	Pinout
--	------------	-----------	--------

	•		
GND	26	25	+5♥
DMAO K	27	24	NOT USED
DMAI	28	23	NOT USED
IONMI	29	22	TSADE (Open collector)
IRQ	30	21	RDY (Open collector)
IORES	31	20	I/O STROBE
INH	32	19	РНО
-12 v	33	18	R/₩
-5 v	34	17	A15
SYNC	35 .	16	A14
C7M	36	15	A13
Q3	37	14	A12
CIM	38	13	A11
IOCLR	39	12	A10
CIM	40	11	A9
DEV SEL	41	10	A8
D 7	42	9	AJ .
D6	43	8	A6
D5	44	7	A5
D4	45	6	A4
D3	46	5	A3
D 2	47	4	A2
D1	48	3	Al
D O	49	2	AO
+12♥	50	1	I/O SELECT

Peripheral Connector Signal Description

Pin:	Name:	Description:
1	I/O SELECT	This line, normally high, will become low when the microprocessor references page \$Cn, where n is the individual slot number. This signal become active during PHO (nominally 500ns) and will drive 12 LSTTL loads.
2-17	AO-A15	The buffered address bus. The address on these lines becomes valid within 300ns after the beginning of
		CIM and remains vaild through PHO. These lines will each drive 8 LSTTL loads.
18	R∕₩	Buffered Read/Write signal. This becomes valid at the same time the address bus does, and goes high during a read cycle and low during a write. This line can drive up to 10 LSTTL loads.
19	РНО	A l MHz signal which is identical to ClM. This line will drive 5 LSTTL inputs.
20	I/O STROBE	This line will go low during CIM when the address bus contains an address between \$C000 and \$CFFF. This line will drive 12 LSTTL loads.
21	RD¥	The 6502's RDY input. This line should change only during ClM, and when low will halt the microprocessor on the next read cycle. This line has a lK ohm pullup to +5V. This line should be driven from an open collector output.
22	TSADB	A low on this line from the peripheral will cause the address bus to tri-state for Direct Memory Access (DMA) applications. This has a 1 K ohm resistor pullup to +5V. This should be driven from an open collector output.
23		Not used in an Apple ///.
24		Not used in an Apple ///.
25	+5♥	Positive 5-volt supply, 2.0 amps total for all peripheral boards together (but note a limit of 1.5 Watts per board).
26	GND	System circuit ground. O volt line from power supply. Do not use for shield ground.
27	DMAOK	Acknowledge signal to the peripheral following 10.15

	Apple /// Computer Ir	nformation • Apple /// Level 2 Service Reference Manual
		its request for the special Direct Memory Access (DMA) mode. Informs the peripheral that the DMA can now proceed.
28	DMAI	Direct Memory Access (DMA) interrupt. Requests the A Apple /// DMA mode. Has a 1 K ohm pullup to +5. This should be driven from an open collector output.
29	IONMI	Input/Output Non-Maskable Interrupt. This is equivalent to the IORES (pin 31) line as it will execute the same code in the Autostart ROM. This line should be driven by an open collector output.
30	IRQ	This line is ignored in Apple][emulation mode. It should be driven by a TTL output.
31	IORES	Input/Output Reset signal used to reset the peripheral devices. Pulled low by a power on or RESET key. This line will drive 12 LSTTL loads.
32	INH	Inhibit line. When a device pulls this line low, all system memory is disabled. This line has a 1 K ohm pullup resistor to +5V and should be driven form an open collector output.
33	-12 V	Negative 12 volt supply, 200mA total for all peripheral boards together.
34	-5 ₹	Negative 5 volt supply, 200mA total for all periperal boards together.
35	SYNC	The 6502 opcode synchronization signal. Can be used for external bus control signals. Will drive 10 LSTTL loads.
36	C7M	Seven MHz high frequency clock. Will drive 10 LSTTL loads.
37	Q 3	A 2MHz (nonsymetrical) general purpose timing signal. Will drive 10 LSTTL inputs.
· 38	CIM	Complement of CIM clock. This will drive 12 LSTTL loads.
39	TOCLE	Provides the \$C800 space disable function directly without address decoding (\$CFFF is used for Apple][peripherals. It is addressed from \$C02x. This line will drive 12 LSTTL loads.
40	CIM	Phase ClM clock. This is the same as the microprocessor's 1 MHz clock. This will drive 12 LSTTL loads.
41	DEVICE SELECT	This line becomes acive (low) on each peripheral 10.16

	connector when the address bus is holding address
	between \$COnO and \$COnF where n is the slot number
	plus \$8. This line will drive 12 LSTTL loads.
42-49 D7-D0	The 8-bit system data bus. During a write cycle.
	data is set up by the 6502 less than 300ns after
	the beginning of CIM. During a read cycle the
	6502 expects data to be ready no less than 100ns

boards together.

Positive 12 volt supply, 300mA total for all peripheral

50

+12♥

mappie computer inc.

ROM LISTINGS

APPLE][EMULATION MODE AUTOSTART ROM LISTING

The following is a listing of addresses which changed content in the Autostart ROM to eliminate cassette I/O, read joysticks, and redirect the NMI vector to the RESET code.

THE ACIA IS CAPABLE OF GENERATING INTERRUPTS IN EMULATION MODE.

IF IT DOES THE INTERRUPT RECEIVER SETS THE PROCESSOR INTERRUPT

INHIBIT BIT TO PREVENT THE SERVICING OF THIS INTERRUPT

FA49: 4C 10 FF	JMP IHBIRQS	; JMP TO CODE TO INHIBIT INTERRUPTS
FF10: 68 FF11: 09 04 FF13: 48 FF14: A5 45 FF16: 40	PLA ORA #\$04 PHA LDA \$45 RTI:	GET PROCESSOR STATUS BYTE SET INTERRUPT INHIBIT BIT PUT STATUS BYTE BACK ON STACK RESTORE ACCUMULATOR RETURN WITH INTERRUPTS INHIBITTED

THE RESET KEY IN EMULATION MODE GENERATES AN NMI (NONMASKABLE INTERRUPT). THEREFORE THE NMI VECTOR IS SET TO POINT AT THE RESET CODE WHICH ALSO MAKES SURE THE DISK MOTOR STOPS

FFFA:	62 FA		FB RESET	; POINT NMI VECTOR TO RESET CODE
FA66: FA69: FA6C: FA6F: FA72:	AD EE CO AD EC CO AD E8 CO 20 84 FE 20 2F FB 20 93 FE 20 89 FE EA EA	L L J J J N(N)	DA \$COEE DA \$COEC DA \$COES SR SETNORM SR INIT SR SETVID SR SETKBD OP OP	;BINARY ARITHMATIC PLEASE;SET DISK READ;TURN OFF DISK

THE CASSETTE READ ROUTINE SIMPLY RETURNS TO USER CALLS

mappie computer inc.

```
FEFD: 60
               READ
                      RTS ; NO CASSETTE PORT - RETURN TO USER
FEFE-FFOA: EA
                 NOP
                             ; FILL CODE WITH NOPS
FF0B: 22
                              ;STOP USER FROM JUMPING INTO MIDDLE OF CODE
FFOC-FFOF: 00
                       BRK
FF17-FF2C: 00
                       BRK
       THE CASSETTE WRITE ROUTINE SIMPLY RETURNS TO USER CALLS
FECD: 60
                      RTS
                             ; NO CASSETTE PORT - RETURN TO USER
                             ;FILL CODE WITH NOPS
FECE-FEF2: EA
                     NOP
FEF3-FEF5: 00
                      BRK
                             STOP USER JUMPING INTO CODE
       READ JOYSTICK AXIS. THIS IS THE SAME ENTRY ADDRESS OF PREAD
       WHICH READS THE GAME PADDLES IN THE APPLE ][
     X REGISTER CONTAINS JOYSTICK AXIS AND Y RETURNS $00-$FF OF JOYSTICK
               X REGISTER
                              JOYSTICK AXIS
                              PORT A, X AXIS
                              PORT B, X AXIS
                   2
                              PORT A, Y AXIS
                  3
                              PORT B, Y AXIS
FBIE: 8A PREAD
                      TXA
                                      ; SAVE X REGISTER
FB1F: 48 -
                      PHA
FB20: 49 01
                      EOR #$01
                                     ; REMAP JOYSTICK ADDRESS
FB22: AA
                      TAX
FB23: AD 59 CO
                      LDA $CO59
                                      ; SET ANALOG MUX TO PORT B, X AXIS
FB26: AD SE CO
                     LDA $COSE
FB29: AD 5A CO
                     LDA $CO5A
FB2C: 4C C9 FC
                      JMP JOY2
FCC9: E8
               JOY2 INX
FCCA: CA
                      DEX
                                      ; SET FLAGS
FCCB: FO 12
                      BEQ JOY3
                                      ; PORT B, X AXIS?
FCCD: AD 5F CO
                      LDA $COSF
                                      ; NO
FCDO: CA
                      DEX
                     BEQ JOY3
LDA $C058
FCD1: FO OC
                                      ; PORT A, X AXIS?
FCD3: AD 58 CO
                                      ; NO
FCD6: CA
                      DEX
FCD7: FO 06
                     BEQ JOY3
                                      ; PORT B, Y AXIS?
FCD9: AD 5E CO
                     LDA $COSE
                                      ; NO
                               10.19
```


chappia computar inc.

FCDC: AD 5B CO	LDA	\$C05B	; MUST BE PORT A, Y AXIS
FCDF: AD 5C CO	JOY3 LDA	\$C05C	CHARGE CAPACITOR
FCE2: A9 OF		#\$0 F	WAIT 800US
FCE4: 20 A8 FC		WAIT	•
FCE7: AO 80		# \$80	
FCE9: AD 5D CO		•	START TIMEOUT
FCEC: A2 48		# \$48	WAIT 370US
FCEE: CA	JOY4 DEX	•	, 11122 37 000
FCEF: 10 FD		JOY4	
FCF1: E8	JOYS INX		
			. PATCE DEAD
FCF2: B9 E6 BF FCF5: 2A	RO L	•	; FALSE READ
*			ANTE 7 TO MOTTACE CHOSCOMER
FCF6: AD 66 CO		\$C066	;BIT 7 IS VOLTAGE CROSSOVER
FCF9: 30 F6		JOY5	; HAS VOLTAGE CROSSED OVER?
FCFB: 8A	TXA		; YES
FCFC: 10 04		JOY6	; WAS COUNT POSITIVE?
FCFE: A9 FF		# SFF	; NO
FD00: D0 01	BNE	JOY7	;USE \$FF
FD02: 2A	JOY6 ROL		; DOUBLE COUNT
FD03: A8	TAY		; RETURN COUNT IN Y
FD04: 68	PLA		; RESTORE X
FDO5: AA	TAX		•
FD06: 60	RTS		
FD07-FD0B: 00	BRK		:FILL SPACE



Apple /// Computer Information


Apple /// Service Reference Manual





Section I of II • Theory of Operation


Chapter 11 • Schematic Diagrams


Written by Apple Computer • 1982






























11.12

Page 0205 of 0730

Apple Computer Inc • 1982






Fig. 3 CPU and ADDRESS/DATA BUS INTERFACE

Source /// PATENT- MAY 1983





Fig. 4


APPRESS BUS and DISPLAY COUNTER


SIGNAL SELECTION CIRCUITRY

Source /// PATENT- MAY 1983




Source /// PATENT- MAY 1983







Source /// PATENT - MAY 1983



Source III PATENT-AUG 1985



Source /// PATENT — AUG 1985



Source /// PATENT-AUG 1985









Fig. 4











































Apple /// Computer Schematics

Source
Apple Service
Level II Technical Reference
204-1022
Volume II

SCHEMATIC LIST

Disk Analog	050-0031-00	05/1980
Disk Analog	050-0031-C	04/1981
Main Memory Board	050-0032-E	05/1980
Main Logic # 2	050-0039-H	06/1982
Parallel Printer Card	050-0042-A	04/1982
5V Memory Board	050-0044-B	05/1981
ProFile Analog Board	050-5005-B	01/1982
ProFile Controller Board	050-5006-A	01/1982
ProFile Apple /// Interface Card	050-5007-A	01/1982


Compiled by


David T Craig


April 2003


Apple Computer Inc • 1982


Page 0232 of 0730





















































Apple /// Computer Information

Apple /// Service Reference Manual



Section I of II • Theory of Operation

Chapter 12 • Floppy Disk Subsystem

Written by Apple Computer • 1982

mappie computer inc.

THE DISK /// SUBSYSTEM

I THEORY OF OPERATION

The Disk /// subsystem, is a self contained Apple /// peripheral which allows user programs and data to be stored and retrieved on 5 1/4" floppy diskettes. The Apple /// supplies DC power, control signals, and a parallel data path to the Disk /// via the A///s main logic board Disk Conditioner (Controller) Circuit. The Disk Conditioner sends DC power, control signals, and serial data to the Analog Card via a 26-conductor ribbon cable.

The Analog Card contains disk read-write electronics, drivers for positioning Stepper Motor, and a transistor power switch. Analog Card also contains circuitry which causes its output signals to the disk conditioner circuit to be active only when the card is enabled. This allows up to 4 Analog Cards to share the same data path for a 4 drive system (one internal, three external drives).

Within the drive itself, movement of Stepper Motor rotates Actuator Cam. Head and Carriage Assembly's Cam Follower, rides in Actuator Cam's spiral groove. Two Guide Rods allow motion of Head and Carriage Assembly either towards, or away from Drive Door. This positions Read/Write Head to appropriate track, so that serial data may then be transferred to and from disk using high-level commands.

A - DISK CONDITIONER CIRCUIT

There are seven sections in the Disk Conditioner circuit: (Refer to Schematic of Disk Conditioner Logic)

1. Power-On Reset


This circuit consists of one half of 556 Timer and one open-collector inverter. When power is applied, the outputs of the 9334/LS259 Address Latch (DPhO-3) are brought low which places the Disk Conditioning logic in the read mode, the Q output of the 556 timer (pin 5) goes high for about 65 ms, bringing inverter's output to ground. This resets the State Machine (Prom P6A), and the Drive Enable Multiplexers. The drive enable multiplexer's Z output is prevented from enabling the internal and external drives.

2. The BOOT ROM

The Boot ROM, though not a part of the disk conditioning circuit, contains the routine which down loads the operating system (SOS) from disk and then jumps into it. The LS323, an 8 Bit Parallel/Serial Register, is enabled (DEVSEL6*) whenever the address COExxm is presented the data, from the boot rom, is converted to serial at the output of pin 1 in the 74LS323 in a write operation.

3. Addressable Latch (9334 or 74LS259).

12.1



papple computer inc.

This chip provides an eight software-controlled output. When DEVSEL6* (pin 9 of LS138 I/O Address Decoder) signal goes low (one of 16 addresses starting at [COExxn†, value of Address Line AO becomes the new value of D output pointed to by Address Lines Al-A3. Latch output D6 and D7 set operating mode of controller (read, write, etc). Q5 selects the internal drive. D4 controls MOTOR ON signal and D0 to D3, set position of the Stepper Motor. Drive enable signals ENBL1I and ENBL1E are true when MOTOR ON signal is true and appropriate drive is selected.

4. State Machine (PROM P6A and 74LS174)

These two parts contain nucleus of Disk Conditioning Logic. A State Machine is a device capable of storing a value in a register. That value, in conjunction with external input, determines what the next register value should be and what output should be generated. Value in register is, machines's Current State and next value is machine's Next State. State machine updates at each clocking, going from state to state and producing output base on state its in and value of its input just before clocking.

Current State, is value at Q2, Q5, Q1, and Q0 from 74LS174. Next state is value of D4-D7 from P6A PROM. Input to State Machine includes D6 and D7 from 9334, QA* output from 74LS174 Shift Register and A2-11. Output from State Machine is PROM signals DO-D3, which effect Shift Register. Q0 from 74LS174, which is high-order bit of Current State, forms WR DATA output. Since State Machine is clocked by two Megahertz Q3* signal, the state lasts for 500 ns.

Flux transitions on diskette are detected by Analog Card and are sent to Disk Conditioning Circuitry as RD DATA. These one microsecond positive going pulses appear at D4 input to 74LS174. NAND Gate and Inverter, which connect to 74LS174's Q3 and Q4 output, cause A4 input to P6A PROM to go low for one state following the falling edge of RD DATA. This information is ignored when writing out to disk. When reading from disk, however, this input forms the basis for determining whether a logic one or zero has been read. A logic one is indicated by a four microsecond period. A logic zero, by an eight microsecond period between flux transitions.

5. Shift Register

74LS323 Universal 8 Bit Parallel/Serial Shift Register, transfers data to and from the Apple ///. When writing to disk, Shift Register under control of State Machine, parallel loads a data byte from the A/// and shifts it left. This causes QA* output to effect State Machine's Al input. State Machine goes through a different state sequence for a logic one and a logic zero, which causes WR DATA to change value every four and eight microseconds, respectively.

When reading from disk, State Machine shifts appropriate logic levels into Shift Register's SL input. Resulting byte can be read by the A///.

Status of Write Protect switch in Disk Drive, comes into SR input of

mappia computar inc.

Shift Register from Analog Card. Under control of State Machine, Shift Register is placed into a shift right mode, allowing status of switch to be read by software.

6. MOTOR ON Circuit.

Q output from one half of 556 timer, forms MOTOR ON signal. MOTOR ON becomes true when B2-6 is brought to ground under software control. An enable is sent to one of the drives, and Drive Motor in selected drive turns on. When software causes B2-6 to become high-impedance in order to turn off drive, C7 and R31 give drive a 2/3 second grace period before MOTOR ON times out. This prevents drive from being turned on and off when repeated accesses are made.

7. AII EMULATION MODE

With the AIISW* true and DEVSEL5* (addressed by CODxxn) selected, the internal and external drives are fooled into operating as an Apple II Disk Drive.

B - ANALOG CARD (Refer to Analog Card Schematic Diagram)

1. Enable Circuit

A Disk Drive connected to the Apple /// is always in one of three operating modes:

a - Read Mode

Flux transitions on diskette are detected by MC3470P Floppy Disk Read Amplifier on Analog Card and are sent to the Disk Conditioner as one microsecond positive-going pulses across RD DATA* line.


b. Write Mode

Here WR DATA input to Analog Card determines polarity of write current passing through head.

c. Deselected Mode

In this state, drive is not currently performing any data transfers with the Apple ///.

A drived becomes enabled, when ENBLII input to the Analog Card on the selected drive goes low. This causes Ql to turn on because current flows through R3 into pin 16 of ULN2003's Darlington output. +12 volts is then supplied to Stepper Motor. Ql also provides a power source for Write and Erase Current circuits. In addition, ENBLII signal also enable RD DATA* and W PROT tristate buffers and supplies a MTR ON control signal to Motor Control Board through resistor R9.



capple computer inc.

d. Read Electronics

MC3470P Floppy Disk Read Amplifier and associated discrete components, provide a one-chip interface between magnetic head of Disk Drive and RD DATA* input to Disk Conditioning circuit of the main logic board. MC3470P contains both analog and digital circuits which cause a TTL compatible pulse to be generated for each positive and negative peak of input signal.

Input voltage from head appears across pins 1 and 2 of MC3470P. This signal passes through an amplifier and is differentially applied to a noise filter made up of R21 and R22, C10 and C11 and L3 and L4. Filter's output feeds back into MC3470P, where a differentiator circuit provides an output proportional to rate of change, with time, of input signal. In addition, a 90 degree phase lead is introduced which causes a zero crossing at differentiator's output to correspond with a peak at its input. L5, C13 and R23 determine characteristics of differentiator. R27 allows for correction of current imbalances within differentiator so that a sinusoidal input waveform produces evenly spaced RD DATA* pulses.

Zero crossings at output of differentiator cause output of a comparator within MC3470P, in conjunction with digital circuits, create a Time Domain Filter which checks against false zero crossing readings due to distored input waveforms or noise. When a zero crossing is detected, mono #1, formed by R20, R32, and C7, is triggered. At end of its two microsecond period, output of comparitor is again checked. If it has not changed (valid zero - crossing), mono #2 gets a trigger pulse that uses R19 and C8 to generate one microsecond RD DATA* pulse at pin 10 of MC34709P.

3. Write Electronics

During Read Mode (WR REQ* high), ULN2003 Darlington output at C4-10, is close to ground potential. This prevents erase current switch Q2 from turning on and disables write current return path. During Write Mode, the anode of CR3 is pulled up to +5.7 V. Q2 receives base current through A3-8, and provides current to erase coil of head. Rll serves as return for erase current, which is roughly 44 milliamps. Erase coil in head straddles both sides of readwrite head, preventing write current from spreading into adjacent tracks on diskette.

When writing out to diskette, flux transistions are placed on surface of diskette by changing polarity of current flow in head's readwrite coil. Write current enters read-write coil through its center tap, which is connected to return side of erase coil. Two of CA3146's transistors connected to R29 and R30 form a current mirror which drives pin three of CA3146.

This establishes write current return path. When writing out to disk, WR DATA causes a differential voltage to be applied to pins 2 and 4 of CA3146, which causes a differential current flow in write coil. Each polarity reversal places a flux reversal on

map : 2 computer inc.

diskette. (Current in R/W coil -6.8 ma P-P)

4. Write Protect Circuit

Ananlog Card only allows erase and write current to be generated when diskette has its write protect notch uncovered. If notch is absent (write protected), the Write Protech switch is held open even though diskette is fully inserted into drive. This causes pullup resistor R12 to disable G1-8, which causes WR REQ* signal to be pulled up to a false level by R15. This prevents write current mirror from supplying write current to head. Write Protect status is ent to Disk Conditioning circuitry on Main Logic board as W PROT.


If Write Protect notch has been uncovered, it cause Write Protect switch within drive to close. Phase I signal from the Disk Conditioning circuitry provides return path for current passing through switch. If Phase I signal is high, it indicates that Stepper Motor is in one of its two transient states between tracks. Write Protect circuits behave as they do when the diskette is write protected. This provides partial coverage against writing when Stepper Motor is off track.


5. Stepper Motor Drivers

A ULN2003 Darlington Buffer-Inverter, provides a current return path for each of four Steper Motor windings, Phase A through Phase D. Ql provides windings with source current when dirve is enabled. Since input to each ULN2003 stage is provided by the Disk Conditioning circuit's 9334 Addressalbe Latch output, Stepper Motor is then under software control.

Stepping in from Track O towards Track 34 (towards hub), requires Stepper Windings to be energized in Phase A, B, C, D order. Each phase rotates Cam Follower enough to provide one-half track movement of Head and Carriage assembly. Phase Ad and C are energized when head is on track, and Phase B and D are between track positions. Once head is positioned to desired track, power is removed from Stepper Motor to reduce power consumption.

Stepping out requires Stepper Motor windings to be enegized in Phase D, C, B, A order. When booting, windings are pulsed enough times to guarantee that head is positioned over Track O.





APPLE III

DISK ENABLES)

-) TO ENABLE THE INTERNAL DRIVE 1, THE FOLLOWING CODE SHOULD BE TYPED IN: COER C PIN # 10 (L13)
- 2) TO ENABLE THE EXT. DRIVES (1,2,0R3), THE FOLLOWING CODE MUST BE TYPED IN:

COEB e PIN #10 (L13)

3) THE FOLLOWING TRUTH TABLE WILL EXPLAIN HOW DRIVES (INT AND EXT) Φ , 1, 2 AND 3 ARE ENABLED $\Phi = INT. DRIVE$

•	DRIVE#	CODES TO TYP	EIN	ENABLE	AI	ΑФ	ΖØ	71	22	73	FROM TILLS	`
				1	DON'T	CARE	a I	1	١	1)
II	<u>Ø</u> _	COD4, COD2.	C000	Φ	Ð	Φ	Φ		1	1	*	•
IE	J_	. CΦD2,	CODI	φ	Ф	1		Ø	1	1	*	
2E	2	CΦ:D3,	$C\phi D\phi$	Φ	ı	Ø		1	Φ	i	PIN 6 JII (LS 134	ر.
3E	3	C.ØD3,	CODI	Φ	1	1	1	1		Φ	PIN 6 311 (LS139	1
											11-TW 1311 (F2134	/

* = COINCEDENTAL LOGIC LEVELS.

4) COE 9 WILL ENABLE JII (LS139), HENCE THE APPROPRIATE DRIVE WILL BE ENABLED.

EXAMPLE:


LETS ENABLE DRIVE #2

- A) TYPE IN THE CODE : COEB
- B) TYPE IN THE CODE : CODS AND CODO
- C) TYPE IN THE CODE : C & E9 NOW PRIVE #2 IS ON
- D) TYPE IN THE CODE : COES NOW DRIVE #2 IS OFF. S. WOLLD



Apple /// Computer Information

Apple /// Service Reference Manual



Section II of II • Servicing Information

Chapter 13 • Testing and Troubleshooting

Written by Apple Computer • 1982

cappia computer inc.

Title: Apple /// Final Test

Purpose: This test is for the assembled Apple /// and for testing Apple /// modules.

A. Equipment:

- 1. B/W Monitor with cable
- 2. Color Monitor, Sup'r'mod II, and adaptor (make your own adaptor)
- 3. (3 cables) External Disk. Paddle Port, External Speaker Cables
- 4. External Speaker Test Box
- 5. RS-232 Test Adaptor
- 6. Printer test card
- 7. (4 each) Interrupt test cards
- 8. Apple /// Test Diskette (889-0009 rev R)
- B. Equipment Setup for Part 1 of test: (Note: Unless noted otherwise, ALWAYS make sure that the power is OFF, before connecting or disconnecting ANYTHING from the Apple //.)
 - Connect all of the power cords to a suitable AC outlet.
 Note: Make sure that all power switches are in the OFF position before plugging in any equipment.
 - 2. Connect the B/W monitor cable to the RCA video output jack.
 - 3. Connect the Color Monitor/Sup'r'mod II to the DB-15 jack.
 - 4. Connect the joystick as follows:
 - a. Connect the paddle port cable connector to the external disk drive socket.
 - b. Connect the 2 DB-9 plug to the 2 DB-9 sockets. (The one with the shortest cable connects to the socket nearest the external drive connector, Port A. The other connects to Port B.
 - 5. Plug one Interrupt test card into each of the four slots on the Apple /// logic board.
 - 6. Plug the RS-232 Test Adaptor into the DB-25 connector on the logic board. (P/N 890-0130)
 - Insert the Apple /// Test Diskette into the drive and close the drive door.
 - C. Test Procedure: (for part 1 of the test.)
 Follow the test procedure described in this section. The test should run as described. If there is a failure, some of the tests will automatically proceed to the next test, while others will require the operator to press certain keys, to tell the system what has failed. Proceed through all of the tests. If the system will not proceed through all of the tests, indicate on the RRT which test failed. Reject and repair any unit which does not perform as described in this procedure.

capple computer inc.

*TEST DISKETTES HAVE BEEN KNOWN TO CRASH - KEEP AN EXTRA COPY ON HAND

- Power On. Turn the power supply switch on. The unit will perform a self test first. If the self test passes, the disk will boot. If there is a failure in the self test, or the disk drive does not boot, record the failure on the RRT and send the logic board for rework. (ALWAYS TURN THE POWER OFF BEFORE DISCONNECTING ANYTHING FROM THE LOGIC BOARD.) When the disk drive boots, you will hear an audio signal of three beeps, followed by two beeps. You will then see a menu. Press the 1 key on the keyboard to run Automatic Test 1.
- 2. Interrupt test. The interrupt test will run automatically. If you see any of the following error messages, attempt to repair the A3 system and re-run the test. Write the failure down on the RRT.

* locations will be as follows for the "NEW" logic board:

3. Video Test. The video tests will be loaded and run next. At the beginning of each test the screen will briefly display the name of the test being performed next and which keys to press, depending on the results. For reference, the following table lists the keys used for all of the video tests:

Except for the text mode test, each of the tests will display the same pattern. A picture of Winston Churchill will appear in the upper right corner. The lower half of the screen will display the following message:

> If you can read this, and the test patterns above are clear, press space bar. Otherwise, press return.

- a. HIRES MODE PAGE 1 B & W pattern
- b. HIRES MODE PAGE 2 B & W pattern (same as above)
- c. 280 x 192 COLOR HIRES MODE PAGE 1 Will appear as a negative image. The color monitor will show red and black.

papple computer inc.

- d. 280 x 192 COLOR HIRES MODE PAGE 2 Will appear as a green and white (or possibly green and yellow) pattern.
- e. SUPER HIRES MODE PAGE 1 B & W pattern (same as above)
- f. SUPER HIRES MODE PAGE 2 B & W pattern (same as above)
- g. AHIRES TEST PAGE 1 On this and the following test the screen will be divided into 4 horizontal sections, each one being a different color. The top half of Winston Churchill and the diagonal pattern should be VIOLET. The bottom half of Winston Churchill and the diagonal pattern should be BLUE. The first two lines of the message should be GREEN, and the last two lines of the message should be GOLD or ORANGE.
- h. AHIRES TEST PAGE 2 This test should display the same four color bars as the above test.
- i. COLOR BAR 7 GRAY SCALE TEST will show vertical bars of different colors on the color monitor and bars of varying brightness on the B & W Monitor. The border is blue and the colors are: (from left to right) white, aqua, yellow, green, pink, grey, orange, brown, light blue, medium blue, grey, dark green, light purple, dark blue, magenta, and black. These colors correspond to white darkening to black on the Black & White monitor. (IMPORTANT. Make sure that there are sixteen (16) different shades on the Black & White monitor.)
- j. Apple II TEXT MODE PAGE 1 The screen will display the following:

THE QUICK BROWN FOX JUMPS OVER LAZY DOGS

abcdefghijklmnopqurstuvwxyz 0123456789 (inverse)

(flashing)

k. APPLE II TEXT MODE PAGE 2 - The screen will show the following:



- APPLE /// 40 COLUMN TEXT MODE TEST The screen will be filled with blocks of colors with the name of each color in each block.
- m. APPLE /// 80 COLUMN TEXT MODE TEST The screen will contain characters that are smaller than before. There will be 80 characters to a line. The characters may not appear clear on the color monitor, and this is OK. It is mainly important that they are clear on the B & W monitor. The first line of the display should read:

THIS LINE OF TEXT IS EXACTLY 80 CHARACTERS LONG AND USES THE ENTIRE SCREEN WIDTH

- 4. Keyboard Test. This test will load and display a pattern on the screen.
 - a. Main Keyboard. Press the Left shift key and while holding it down press the 2 key. Press the Right shift key and while holding it down press the = key. Press the ctrl key and while holding it down press the A key. Press all of the remaining keys on the MAIN key board. Each time a key is pressed its character should disappear from the screen. Press the space bar last.
 - b. Numeric Keypad. A new pattern should appear on the screen which corresponds to the numeric keypad. This test should perform the same as the main keyboard test.
 - c. Special Function Keys.
 - 1. Press the Alpha-Lock key ONCE. It should lock into its new position.
 - 2. Press the space bar and hold it down.
 - 3. While still holding the space bar, press and hold both apple keys at the same time.
 - 4. Release all of the keys at the same time.
 - 5. Press the solid apple key and hold it down.
 - While still holding down the solid apple key, press the space bar and hold it down.
 - 7. Release all of the keys at the same time.
 - d. Keyboard Interrupt test. Press any key on the keyboard except the alpha-lock, shift, control, or either of the apple keys to perform this test.
- Clock/Calendar Test: This test is available for testing the clock/calendar when it becomes incorporated into the system.
- 6. Serial Port Test: This test will also load and run automatically. If it fails, replace the ACIA chip (6551) and run the test again. If it still fails, write ACIA on the RRT and repair the main

capple computer inc.

logic board.

- 7. Joystick Port test: This test will run automatically. If any failures should occur, write the failure message on the RRT.
- 8. Test Results: The screen should show the following results:

TEST RESULTS

RUPT (PASSED)
(PASSED)
ARD (PASSED)
DAR/CLOCK (NOT TESTED)
PORT (PASSED)
E PORTS (PASSED)
(NOT TESTED)
ER PORT (NOT TESTED)
(NOT TESTED)
(NOT TESTED)
(NOT TESTED)

- 1. AUTOMATIC TEST 1
- 2. AUTOMATIC TEST 2

ESC ABORT TESTING

Tests A through F should always show passed, (except for test D) and tests G through K and test D should always show not tested. If any of tests A through F show failed, mark the RRT with the test that failed. If all of tests A through F show passed, proceed with part 2 of the Final test.

- D. Equipment Setup for part 2 of test:
 - 1. TURN THE POWER OFF!
 - 2. Remove the following items from the logic board:
 - a. The joystick cables
 - b. The four interrupt test cards.
 - c. The RS-232 test adaptor.
 - d. The DB-15 video connector
 - 3. Plug the Printer Test Card into slot 1, and connect the printer cable to the DB-9 connector nearest the disk drive sockets and the other cable to the external disk drive socket. Connect the external speaker plug to the 2-pin connector on printer test card.
- E. Test Procedure: (for part 2 of the test.)
 Please follow the test procedure described in this section. The
 test should run as described. Reject any assembly or unit which
 does not perform as described in this procedure. Complete all of
 the tests if possible. If the system will not perform any test,
 indicate on the RRT which test failed and diagnose, repair, and
 retest.
 - 1. POWER ON. Turn the power on and the unit should perform

apple computer inc.

a self-test and boot just as it did earlier. If there is a failure in the self-test or the drive does not boot, record the failure on the RRT and repair. ALWAYS TURN THE POWER OFF BEFORE DISCONNECTING ANYTHING FROM THE LOGIC BOARD. After the disk boots, a menu will appear on the screen. Press the 2 key to run automatic test 2.

2. Ram Address Test. This test will load and run automatically. The test results will depend on the amount of ram in the memory board. If the memory board is a 256K board the results should say "RAM MAP GOOD FOR A 256K SYSTEM". If the correct message appears, press the space bar, otherwise press the return key. Faulty RAM chips are reported in a message that identifies the board location of the chip in error.

Note: If a fault is discovered while testing the RAM on the 12 volt board, disregard the chip referred to in the error message and run the Final Test Revision 14. Revision 14 will correctly identify the chip in error. Revision R reports bad chip locations as defined on the 5 volt board and these messages are innaccurate for the older board.

If the space bar is pressed the system will perform a test on all of the ram in the system and report any failures. For this reason it is very important for you to have made the correct decision for the ram map address test above. If the system is a 256K system and the ram map says good for a 128K system and you press the space bar, only half of the ram will be tested and you may incorrectly PASS a system which FAILED.

- 3. Printer Port Test. This test will run automatically.
- 4. Disk Controller Test. This test will run automatically.
- 5. Sound Test.
 - a. CO30 SOUND TEST The speaker will beep on and off.
 - b. C040 SOUND TEST The speaker will beep on and off as before but at a different pitch. Press the space bar if you hear the sound, and return if you do not.
 - c. Connect the external speaker cable from the printer port test card to the external speaker jack on the back of the Apple /// and press the return key.
 - d. FFEO SOUND TEST The sound from the speaker should start quietly and grow gradually louder. It should then repeat. Press the space bar if it performs as described here, and press the return key if it does anything else. The sound should be coming from the EXTERNAL speaker.
 - e. Disconnect the external speaker cable from the logic board and press return. (NOTE: These are the ONLY times that you can connect or disconnect anything from the Apple /// with the power still on, and the ONLY thing that can be connected or

pappia computar inc.

- disconnected is the external speaker cable.)
- f. The same sound as the previous test should be heard. The sound should come from the INTERNAL speaker again.
- 6. Rom Test. This test will load and run automatically.
- 7. Test Results: The screen should show the following results:

TEST RESULTS

A. INTERRUPT	(NOT TESTED)
B. VIDEO	(NOT TESTED)
C. KEYBOARD	(NOT TESTED)
D. CALENDAR/CLOCK	(NOT TESTED)
E. ACIA PORT	(NOT TESTED)
F. PADDLE PORTS	(NOT TESTED)
G. RAM	(PASSED)
H. PRINTER PORT	(PASSED)
I. DISK	(PASSED)
J. SOUND	(PASSED)
K. ROM	(PASSED)

- 1. AUTOMATIC TEST 1
- 2. AUTOMATIC TEST 2

ESC ABORT TESTING

Tests A through F should always show not tested, and tests G through K should always show passed. If any of the tests G through K show failed, record which test failed on the RRT and repair the module under test.

- 8. Additional keyboard tests:
 - a. Press any key and hold it down. The key should automatically repeat.
 - b. While still holding the same key down, press the Apple key nearest the space bar and the repeating key should repeat at a faster rate. (Approximately twice the speed)
 - c. Press the right arrow key and the cursor dot should move to the right. Press the key harder and it should move twice as fast.
 - d. Repeat the same test with the left arrow and down arrow keys. They should behave in the same manner described for the right arrow key except that they will of course move left and down, respectively.
 - e. Press and hold the ctrl key with some finger on your left hand and then press and hold the Apple Key next to the alpha lock with your left thumb. Use your other hand to press the Reset key. The system should respond with a right

papple computer inc.

- pointing arrow and a blinking line cursor.

 f. If any of these keyboard tests do not perform exactly as described here, record the failure on the reject tag, and send the unit for rework.
- F. If the logic board passes all of the tests as described above, turn the power off and complete the RRT. If any of the tests failed, record the appropriate information on the RRT and repair. Retest after repair.
- G. If you have a system or module that passes all these tests but suspect it to have a failure run other software on the unit/modules. Examples: Business Basic, AII Emulation, A /// Dealer Diagnostic.

PRE-RELEASE VERSION

16 SECTOR DISK III FINAL TEST (1000T)

DESCRIPTION

1000T is a general purpose internal disk exercizer. It performs 1000 reads of ramdomly selected tracks on the disk. It is to be used as a diagnostic tool and not as a qualification/acceptance test. The rest of this document provides a short description of how to interpret the displayed results.

When you first boot this diskette you will observe:

"*** 16 SECTOR DISK III FINAL TEST ***"

This will indicate that the test booted up correctly with no problems. You will then observe the following:

		TR.	ACK ERROF	S		
3	(0)	0	*	19	(0)	0
4	(0)	0	*	20	(0)	0
5	(0)	0	*	21	(0)	0
6	(0)	0	*	22	(0)	0
7	(0)	0	*	23	(0)	0
8	(0)	0	*	24	(0)	0
9	(0)	0	*	25	(0)	0
10	(0)	0	*	26	(0)	0
11	(0)	0	*	27	(0)	0
12	(0)	0	*	28	(0)	0
13	(0)	0	*	29	(0)	0
14	(0)	0	*	30	(0)	0
15	(0)	0	*	31	(0)	0
16	(0)	0	*	32	(0)	0
17	(0)	0	*	33	(0)	0
18	(0)	0	*	34	(0)	0

TOTAL: SEEK: DATA: TIME: ADDR: AVER:

WHAT DOES IT ALL MEAN?

The first column, numbered 3 to 18, and the column with numbers going from 19 to 34 represent track numbers. The column in brackets represents the number

of seek occurances that occur for each track. The column that has zeros is the number of errors that were encountered for each track. You will observe that each time a track is read, it is shown in inverse, the number of occurances is incremented. If any seek, address, or data errors are found the number of errors are displayed.

A summary of the disk test is displayed at the very bottom of the monitor screen. The following are definitions as to what the messages mean.

- o TOTAL: -- the total number of errors for all tracks
- o TIME: -- the number of track seeks performed for all tracks
- o SEEK: the total number of track seek errors observed for all tracks
- o ADDR: -- the total number of address errors observed for all tracks
- o DATA: -- the total number of data errors observed for all tracks
- o AVGE: -- the number of track seeks divided by the total number of errors observed for all tracks

NOTE: PLEASE MAKE BACKUP DISKETTES OF THIS 1000T DISKETTE

WHAT CAN THIS TOOL TELL ME?

This tool is useful for getting a good idea as to the performance of the A/// internal disk drive. Based on the results, 1000T can give you an indication of electrical and mechanical problems. Examples: Errors within a small range of tracks could indicate cam or rail problems. Multiple data errors could indicate head wear. Address/seek errors could indicate a poor motor control board. These examples are not absolute nor do they exhaust all possibilities. This tool is also very useful for debugging intermittant disk problems.

WARNING: Do not rely solely on this diskette as a pass/fail indicator. If you find very many errors, run other Disk tests such as the DSPEED and Disk Alignment Aide.

Catastrophic errors are easity to find - your monitor screen will display "FAILS TEST". Other than catastrophic errors your monitor screen will display "PASSED TEST" at the end of 1000 passes(seeks).

HAPPY HUNTING!!!



chappia computar inc.

APPLE /// TROUBLESHOOTING

The following flowchart is a guide for troubleshooting the Apple ///. You will carry out various troubleshooting steps based on symptoms that may occur when first booting up or that may be found by running the Dealer Service Diagnostics. Start with the instruction in Box 1 of the flowchart. Then follow the operation of the Apple /// through the flowchart until you reach one of the lettered boxes (A through Q). Each lettered box has a list of numbers in it; each number corresponds with one of the troubleshooting steps listed on the following page. The order of the troubleshooting steps in each box is based on two rules:

- 1) Check out the more likely causes of the problem before the less likely causes.
- 2) Make the checks that can be done quickly and easily before those that take more time and energy.

Rule 1 is broken only when rule 2 applies.

Once you have produced the problem symptom on the Apple ///, the first thing you should do before trying any of the numbered steps below is:

- a) Power OFF.
- b) Check to make sure all connecting cables are properly hooked up.
- c) Check all boards to make sure all IC chips are properly seated.
- d) Power ON again to see if the problem still exists.

ALWAYS POWER OFF BEFORE PERFORMING ANY OF THE STEPS BELOW.
CARRY OUT THE DESIGNATED STEP.
THEN POWER ON AGAIN TO SEE IF THE PROBLEM HAS BEEN ELIMINATED.

Each swap step listed below involves exchanging a known good part from your spares kit with the questionable part from the Apple ///. When swapping, first just connect the cable(s) to the new module so you can see if the swap fixes things or not. Don't fully install the new module and screw everything down—if the new module doesn't solve the problem you'll just have to take it out again.

mapple computer me.

HERE ARE THE STEPS REFERRED TO IN THE BOXES ON THE DIAGNOSTIC FLOWCHART:

1) Swap the appropriate connecting cable.

V = Video cable (if available)

PS = Power Supply cable

DD = Disk Drive cable


KB = Keyboard cable


(The keyboard and disk drive cables are identical to each other. Your Spares Kit may only list the DD cable, but you can use it whenever you need to swap the KB cable.)


- 2) Swap the power supply.
 - a) Check the power supply fuse first; swap it if it's burned out.
- 3) Swap the drive.

If the drive proves to be the problem, take the problem drive and further isoloate the defective module down to the analog card or mechanical assembly:

- a) Swap the analog card.
- b) Swap the mechanical assembly.
- 4) Swap the main logic board.
- 5) Swap the keyboard.
- 6) Swap the RAM memory board. (You may have to reload the new board with the RAM from the original board.)
- 7) Try booting again.
- 8) Try booting a different SOS boot diskette.
- 9) Swap the video monitor (if you have a spare available).
- 10) Swap the speaker (if you have a spare available).
- 11) Swap (or add) the designated RAM IC chips. (Consult the chip map in the Running Diagnostics Job Aid.)









5V MEMORY BOARD RAM TROUBLESHOOTING PROCEDURE

AUG 1982



5V VOLT MEMORY BOARD RAM TROUBLESHOOTING PROCEDURE

To start with, be sure that your problem is caused by the 5V Memory Card. Some problems on the motherboard of the Apple /// will cause the symptoms similar to those caused by a bad 5V Memory Card. To check, replace the Memory Card with a known good one and check to see if the symptoms have disappeared.

- 1) If the problem has been isolated to the Memory Card, reconnect the bad 5V Memory Card in the Apple /// system under test and try to boot the Apple /// Confidence Diskette Version 1.1.
- 2) If it boots, select the memory test.
- 3) Relate your system's symptoms to the symptoms on the Apple /// 5V Memory Card Troubleshooting Chart.
- 4) The corrective actions are listed in the order of most probable cause; therefore perform the corrective action in the order presented.
- 5) If all of the possiblities have been exhausted and the problem still exists, replace the bad 5V Memory Card with a good one and send the bad one back to a Level II repair center.

Note: This interim RAM troubleshooting procedure is to be used with the Confidence Diskette Version 1.1. The memory test, in the current Confidence Diskette, does not test each and every memory location in RAM. This procedure will be superceded by the next version of the A/// Dealer Diagnostic.



Apple /// 5V Memory Card Troubleshooting Chart

Symptom.	Recommened Action
Black Screen on Monitor; drive does not boot.	Replace RAM chips B10 - B17 one at a time; Replace the non-RAM chips at locations D2 and E2.
Monitor Screen contains garbage; Drive may try to boot.	Replace RAM chips B2 - B9 one at a time; Replace the non-RAM chips at locations D2 and E2.
Confidence Program loads into memory, displays menu, but will not run.	Replace the non-RAM chips at locations D2 and E2; Replace RAM chips B2 - B17 one at a time.
Memory test runs; displays RAM error message at the bottom of the screen.	Decode the message using the procedure on Page 4. Replace the failed RAM.
Memory test runs; sections of the memory map are missing.	Determine which section on the Memory Card contains the failed RAM using the procedure on page 8. Replace the RAM chips in that section one at a time; Replace non-RAM chips at locations D2 and E2.



TRANSLATING ERROR MESSAGES INTO PHYSICAL RAM LOCATIONS

When you get an error message from the RAM test, you must translate it to determine which chip caused the failure. This procedure will show you how to do that. For example, suppose we get the error message:

BNK 83, ADR 20XX, EXP DF, GOT 5F

That means in Bank 83, Address Range 20XX, we expected DF but got 5F.

Now, how do you translate that into what to do?

- To find out which row the failed RAM chip is in, disregard the 8, and look at the second number, in this case 3. If the second number is 0, 1, or 2, the bank is in row B. If the second number is 3, 4, 5, or 6, the bank is in row C. (See Figure 1). In our example, the bank was BNK 83, so we know it is in row C.
- 2) Now the meaning of the address. There are three address ranges, low, middle, and high. Low and high are in columns 2-9, and middle is in columns 10-17. Look at Figure 1 for the specific address ranges. In our example, the address was 20XX (which is in the low address range), so we see that the trouble is in columns 2-9.
- 3) The problem is now narrowed down to a block of eight chips, the ones located in row C, columns 2 - 9 (positions C2 - C9). To find which of the eight it is, we have to decode the EXP and QOT parts of the message.






FIGURE 2

Supple on Juliar anc.

4) Translate the two hexadecimal digits from the EXP into binary.

HEX BINARY HEX BINARY HEX BINARY HEX BINARY C = 11004 = 0100 8 = 1000 0 = 00005 = 01011 = 00019 = 1001 D = 11012 = 00106 = 0110E = 1110A = 10103 = 00117 = 0111B = 1011F = 1111

EXAMPLE (DF): D=1101, F=1111, DF=11011111

5) Translate the two hexadecimal digits from the COT onto binary.

EXAMPLE (5F): 5=0101, F=1111, 5F=01011111

6) Determine the binary digit (bit) that is different between the EXP and the COT. The leftmost bit is D7 and the rightmost bit is D0. In our example the D7 bit is different. This indicates that the chip marked D7 in Figure 2 in the position C9 (remember, we already got it down to C2 - C9) is defective.

D 76543210
EXAMPLE: EXP DF=11011111
GOT 5F=01011111

X---- (D7 is different)

dapple computer inc.

TRANSLATING MISSING SEGMENTS OF THE MEMORY MAP DISPLAY INTO PHYSICAL RAM LOCATIONS

Sometimes the Memory Test does not give an error message, but instead erases a portion of the memory map display, and continues to test the RAM. Figure 4 below is an example of a memory map display with a missing segment.

- First, notice the bank(s) that are missing in Figure 4
 (listed down the left side). Correlate the bank(s) to
 the physical row of memory. In our example, banks
 3,4,5 and 6 are missing. This means that the failed
 RAM is somewhere in row C.
- 2) Determine the address range(s) that are missing (listed across the top.) Translate the address range(s) to the physical section. In our example, address ranges 50XX 5FXX and 70XX 7FXX are missing. This falls within the address range 40XX 7FXX and tells us that the failed RAM is one of the eight which is physically located between ClO Cl7 on the memory board.
- 3) Change the chips in that section, one at a time, retrying the RAM test each time. If the problem still remains, replace the old RAM back in the board and try another of the eight.
- 4) If you change all eight chips without fixing the problem, try the two non-RAM chips at location D2 and E2 on the 5V Memory Board.

ADDRESS RANGES (20XX - 9FXX)

K 1	Bank	2	3 Ø	4	5 ø	6	7	9 ø	9	9
		6)	ש	10	O.	Ø	Ø	Ø	Ю	1
64	Ø	XXXXXXX	XXXXXXXXX	XXXXXXXXX	∞	XXXXXXXXX	**********	XXXXXXXXX	XXXXXXXX	XXXX
96	1	XXXXXXX	XXXXXXXXX	XXXXXXXXXX	XXXXXXXX	XXXXXXXXXX	00000000	***********	XXXXXXXX	XXXX
128	2	XXXXXXX	XXXXXXXXXX	XXXXXXXXX	XXXXXXX	XXXXXXXXX	00000000	***************************************	XXXXXXXX	XXXX
160	3	XXXXXX	XXXXXXXX	XXXXXXXXX	XX	xxxx	XX		XXXXXXX	XXXX
192	4	XXXXXXX	XXXXXXXXX	XXXXXXXXXX	XX	XXXXXXX	XXX	xxxxx	XXXXXXX	XXXX
224	5	XXXXXXX	XXXXXXXXX	XXXXXXXX	XX	xxxx	XXX	 -xxxx	XXXXXXX	XXXX
256	6	XXXXXXX	XXXXXXXXX	XXXXXXXXX	XX	xxxx	XXX	xxxxx	XXXXXXX	$\infty \infty x$
Extension	(\$8F)	XXXXXXX	XXXXXXXXX	XXXXXXXXXX	XXXXXXX	XXXXXXXXXX	XXXXXXXX	000000000	XXXXXXX	XXXX

FIGURE 4

	Apple /// Computer Information • Apple /// Level 2 Service Reference Manual	
	The state of the s	_
	pappie computer inc.	
:		
1		
,		
	i	
į		
	13.25	



SUMMARY

Translating Error Messages Into Physical RAM Locations

Error Message: BNK 84, ADR 37XX, EXP 40, GOT 48.

- 1. The physical row is determined by the bank number which is the bank is the last digit of the number in the BNK section. (Bank 4 in our example puts the problem in row C.)
- 2. Which half of the row is determined by the address range. Our example puts the problem in the right half of the Memory board (Columns 2-9).
- 3. The location of the failed RAM chip within the half row is determined by decoding the EXP and GOT messages.

```
HEX BINARY HEX BINARY HEX BINARY HEX BINARY
0000
           4 = 0100
                       8 = 1000
                                  C = 1100
                                  D = 1101
1 = 0001
            5 = 0101
                       9 = 1001
2 = 0010
            6 = 0110
                       A = 1010
                                  E = 1110
                                  F = 1111
 3 = 0011
            7 = 0111
                       B = 1011
```


EXP (40): 4=0100, 0=0000, 40=01000000

QOT (48): 4=0100, 8=1000, 48=01001000

76543210 40: 01000000 48: 01001000

---X-- (D3 is different, so the RAM chip at C5 is bad in our example.)

18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1



MIDDLE ADDRESS (40XX - 7FXX) RANGE LOW ADDRESS (20XX - 3FXX) and HIGH ADDRESS

(80XX - 9FXX)

RANGES

13.26


BANKS 0, 1, 2

BANKS 3, 4, 5, 6



Translating Missing Sections on the Memory Map Display into Physical RAM Locations

- 1. Determine which row the failed RAM is located from the Memory Map display.
- 2. Determine the half row the failed RAM is located from the Memory Map display.
- 3. Replace the eight RAM chips in that half row, one at a time.
- 4. Replace the non-RAM chips D2 and E2.



USING THE APPLE /// FLOWCHART

How to use this flow chart:

- 1) Start with the box at the top of the EXEC page.
- 2) Perform the action(s) indicated in each block. It's a good idea to take notes on what tests you've done and what the results were.
- 3) The diamond-shaped blocks are decision points. Many of them contain a test to be made, and a description of a possible result. After doing the test, take the YES exit path if the result you got from the test matches the one given; otherwise take the NO exit path.


Some decision blocks direct your path based on the results of a previous test (usually just before the decision point). Take the YES or NO exit path based on the results of the indicated test.


- 4) If the system successfully does everything that it should do in the EXEC flowchart, you will be directed to go to the flowchart section appropriate to the problem that you have (**** list here ****). If the system fails, a corrective action may be indicated, or you may be directed to the NO BOOT/NO RESET flowcharts for further tests.
- 5) Most terminal blocks (ones with no exit) contain a list of motherboard chip locations. Replace the chips at the indicated locations one at a time. After each substitution, test the system to see if the original problem has been fixed. If it is gone, great. If it is still there, try the next chip. If you run out of chips in the list, check the inputs and enables to the listed chips. If you find any that are faulty, trace the fault back towards the source.


Some terminal blocks will contain instructions for corrective action. Do what it says, then test the system.


If you haven't fixed the problem, you have reached a place where the flowchart won't help you (though you should suspect the area of the circuit that it has led you to). Good luck. Once you find the problem, see if you can fix the flowchart so that it will cover that problem. Notify Service Engineering in Cupertino of any errors you find in the flowchart, and of any additions or other suggestions you want to make.


PRE-BELEASE VERSION
















Flowcharting Worksheet


PROGRAMMER	PROGRAM NO DATE 3/10 PAGE 3 _0F_6
CHART ID CHART NAME VIDEO	PROGRAM NAME








Flowcharting Worksheet

٢	PROGRAMMER	PROGRAM NO DATE PAGE 5 OF	ے
ı			
Ł	CHART ID CHART NAME VIDEO	PROGRAM NAME	











Flowcharting Worksheet


PROGRAMMER	PROGRAM NO DATE	PAGE 1 0F 1
CHART ID CHART NAME RS-23	PROGRAM NAME	



PRE-RELEASE VERSION

Flowcharting Worksheet






F5-4176 PROM 1024X4 342-0046

*K4 and J6 Pins 11-14 are very hard to see. If they trigger the scope, they're probably okay.


> ISAILING ISM NERSION

PROGRAMMER ______ PROGRAM NO. _____ DATE ____ PAGE 2 OF 2
CHART ID _____ CHART NAME PERIPHERAL SLOT PROBLEM PROGRAM NAME _____




*K4 and J6 pins 11-14 are very hard to see. If they trigger the scope, they're probably okay.

PRE-RELEASE VERSION



Flowcharting Worksheet


PROGRAMMER	PROGRAM NO.	DATE	3/15	PAGE 2	OF 3
CHART IDCHART NAME	DISK PROGRAM NAM	£			



PRE-RELEASE VERSION


Flowcharting Worksheet

PROGRAMMER	PROGRAM NO	DATE	_PAGE 3 OF 3
CHART IDCHART NAME	DISK	PROGRAM NAME	



PRE-RELEASE VERSION


Flowcharting Worksheet



PRE-RELEASE VERSION

Flowcharting Worksheet


1			
١	PROGRAMMER	PROGRAM NO DATE PAGE 1	OF_1
Ì	CHART IDCHART	JOYSTICK PROGRAM NAME	



PRE-RELEASE VERSION

Flowcharting Worksheet


PROGRAMMER			PROGRAM NO	DATE	PAGE 1OF_1	ı
		BOM				- 1
CHART ID	CHART NAME	ROM	PROC	RAM NAME		- 1
LEARLID				TAIN INCIDE		





Flowcharting Worksheet

PROGRAMMER		GOGRAM NO.	DATE PAGE 1 OF 1
CHART ID	_CHART NAME	#1lentype PROGRAM	NAME



FAULT ISOLATION - TIPS AND HINTS

The following pieces of information are by no means an absolute guarantee of success in isolating a failure mode. This is intended only as a GUIDE or AID to assist you in finding a logical and likely place to begin your troubleshooting of the particular failure mode.

F6E6 TEST (12V MAIN LOGICS)

RAM indicates a memory failure. Use the chart included below to determine which chip on the moemory board is failing. Other possibilities are the memory board connectors. If is is an addressing problem, check J17, (the connector on the right) and if it is a data problem, check J16, (the connector on the left).

RAM FAILURE CHART 128K SYSTEM DISPLAY

DIAGNOSTIC RAM

A 1 showing any place that a dot is shown here indicates a failure. The position of the one shows which chip has failed. The chart below shows the chip location on the memory board.

 B9
 B8
 B7
 B6
 B5
 B4
 B3
 B2

 B17
 B16
 B15
 B14
 B13
 B12
 B11
 B10

 B9
 B8
 B7
 B6
 B5
 B4
 B3
 B2

 B17
 B16
 B15
 C14
 B13
 B12
 B11
 B10

 C17
 C16
 C15
 C14
 C13
 C12
 C11
 C10

 D9
 D8
 D7
 D6
 D5
 D4
 D3
 D2

 D17
 D16
 D15
 D14
 D13
 D12
 D11
 D10

 C9
 C8
 C7
 C6
 C5
 C4
 C3
 C2

ROM indicates that the ROM failed. Check the ROM at B9 (341-0031-01). Usually the ROM itsely is bad when this message appears.

VIA indicates that a register in one of the 6522's has failed. These two parts are the 40-pin IC's at location B6 and B5.

ACIA indicates that the 6551 located at Bl has failed. A/D is an indicator of a bad read of either the high or lw reference voltage of the 9708 chip located at M9.

ZP indicates a zero page register failure. The zero page register is port B of

the 6522 located at B6. Other possible chips for this failure are the S257s at locations D7 and D8 or the Ls132 at D4. This is where the zero page portion of the address gets fed to the system memory. Also note the NOT ZPAGE signal which should originate at the LS51 at B11.

RETRY is a message the system gives when it is unable to "boot" the disk that is (or should be) in the internal disk drive.

OTHER FAILURE MODES:

These are usually idetified when running the normal system test diskette.

NO RESET is probably the most difficult porblem to fix and the easiest to identify. It's main symptom is that when power is truned on, absoultely NOTHING happens. The disk does not even ATTEMPT to boot and there are no beeps. Keep in mind that SIGNATURE ANALYSIS is a very good way to find a NO RESET problem. Below are some of the things that you can check fairly quickly:

Is the keyboard light lit and is the LED on the PC boared lit. It not make sure all power is available. +5VDC, -5VDC, +12VDC, & -12VDC.

Make sure that +5VDC and ground is available at each row. (Especially rows B, D, F, & G).

Check the levels at the RESET, NMI, IRQ, and RDY pins of the CPU at B7.

Swap the ROM (B9) with a known good ROM. If there is no difference replace the original.

Swap the CPU (B7) with a known good CPU. If there is no difference replace the original.

NOTE: These last two items are the most common reasons for NO RESET.

Power OFF and check for shorts on the Address or Data Bus.

Make sure that all clocks are runing. Phase O, PREIM, 14M, 3.5M, and 7M.

Other devices that are frequently causes of NO RESET are listed below:

LOCATION	DEVICE	COMMENTS
Row F & C	7643	high failure items
Row B	6522	B6 is more likely
C3	8304	high failure items
Row E & F	74S153	high failure items
A5	NE556	and supporting circuitry
D13	74S374	high failure items
D6	74LS244	high failure items
D3 & D7	74S257	Not very often
K9	74LS04	not very often
D9	74LS02	moderate failure item
D11	74874	Make sure its not LS
		13.52

G7 & J7	74LS133	high failure items
G8	74LS139	high failure items
Н8	74LS04	high failure item
J8	74LS32	moderate failure item

For a RAM addressing problem check the memory board connector on the right side, (J17), and for a RAM data problem check the memory board connector on the left, (J16). NOTE: A RAM data problem will USUALLY run the F6E6 test.

Miscellaneous reset problems have been caused by the following:

diode CR4reversed, open or missing

reset key.....bad

power or ground.....missing due to open pin/trace

It may also help you to know that there is an 85% chance of the problem being found on sheets 2 and 3 of the Apple /// schematic, and a 13% chance of being found on sheets 9 and 4. Good luck on the other 2%.

NO BOOT is recognized by the fact that the system actualy ATTEMPTING to boot even though it doesn't succeed. Video may or may not be present. You may see the RETRY message, and the disk may run itself off, or it may stay on. Some of the more common things to check are:

The 9334's at L12 and L13.

The 74LS04 at K9.

The mostly likely choices are:

device location

74LS323 K10

74S471 Kl1 (P6A prom)

74LS174 K12

Concentrate your troubleshooting efforts on sheet 6 of the Apple /// schematic, unless you find a problem with the NOT devsel-6, or the NOT Q3 signals. Any other problem external to sheet 6 would most likely also show up in a RAM test, or video test.

<u>VIDEO</u> problems can be very simple at times and downright troublesome at other times. Some of the mose common failures are:

By far, the most likely candidates, are the 74LS374's, located at E2, E3, F2, F3, G2, & G10. These IC's are the cause of >70% of the video problems.

It is also a good idea to check the two 2114's located at E4 and E5.

The next most frequent failure is the 74LS153 at L8. This is U90 as shown on sheet 5 of the schematic.

Video problems are also very likely to be misdiagnosed timing problems. For these check the 64S195 at D10 and the 74LS374 at D11.

If the video horizontal or vertical sync appears to be messed up, check the 74LS161's located at F10, F11, G11, and G12.

If none of the above items point you toward the real problem, begin your troubleshooting on sheet 5 of the schematic where 80% of the problems occur, and if necessary, go on to sheet 9, where most of the remaining video problems will be found.

Keep in mind that an off-frequently crystal can kill the color or produce bad color.

INTERRUPT problems almost always end up being one of the VIA's (or 6522's). However, there have been a few other reasons for interrupt failures as described below:

I/O NMI is a symptom for sheet 8 of the schematic. Check the 74LS132 at H10 and the 74LS139 at J11.

IRQ signal missing can be caused by the 74LS21 at J4.

Sometimes the problem is noit actually an interrupt problem but the systems inability to communicate with the interrupt test cards. In the case of a missing IO SELECT, check the 74LS138 at 16, and in the case of a missing DEVICE SELECT, check the 74LS138 at K4.

Remember to check the connectors at the slots for continuity to the 74LS138's mentioned above.

Lastly, here's what happens during the INTERRUPT test:

- Step 1 Disable all interrupts, mask NMI, enable I.O space, reset ACIA, re set all four slots, and set up the 6522's as they are normally used.
- Step 2 Check both 6522 int enable register bits 0-6 to see if they can be set and cleared.
- Step 3 Vertify that IRQ and IONMI are clear as they should be.
- Step 4 Clear both 6522 interrupt flag registers and vertify that they are indeed clear.
- Step 5 Check the 6522 interrupt flags to see if they can be set and cleared when enabled and vertify that they cannot be set when disabled.
- Step 6 Repeat once for each slot.
 - a. Set slot IRQ by using IO SELECT and vertify by polling slot.
 - b. Clear slot IRQ using CO2X and vertify by polling slot.
 - c. Vertify that the 6522 at B6 caught the IRQ and that it was the correct one and that it can be cleared.
 - d. Set slot IONMI using DEVICE SELECT and vertify by polling IONMI.
 - e. Clear slot IONMI using CO2X and vertify by polling IONMI.
- Step 7 Check for shorts between slot IRQ's by setting IRQ on one slot at a time and checking each IRQ on the other slots.

AUDIO troubles are usualy fairly simple to repair. The most common ailments are listed below:

The most common frequent failure is the LM380 which is located at M11, and rarely you may find a problem in its associated circuitry, notably R36, a lK resistor and C12, a 10uf cap.

The second most frequent, usually noted on the CO40 portion of the test, is the 556 located at A7.

Another common ailment is J11, the external speaker jack which is the mini-phone jack at N4. Note that a bad contact in this jack can also prevent you from hearing any internal sound.

Failure of the CO30 test can be caused by the 74LS74 at H7.

And last, a failure of the FFEO test can be caused by either the 6522 at

mappie computer inc.

B5, or RP9 the SIP located at C5.

ACIA problems are also usually fairly simple and usually end up being caused by only a few items:

The most common failure is, of course, the 6551 itself. This is located at B2.

The next items to check, will be the 1488 at J2 and the 1489 at K2. The third most common failure is J4, the 25 pin D connector at N2. The less likely things to check, are, the SEL6551 from the 74LS138 at K4-7, and the RC network (or R-pak) at N3.

PADDLE PORT problems frequently coincide with printer port problems. This is because they both share the DB-9 connector N10, (J3). Some causes of paddle port problems are:

The 9708 located at M9. This is the most common cause of failures. The second most frequent cause of failures is the RC network at N10. Other things to check that can sometimes cause problems, are the 9334's at locations H6, L12, and L13. These IC's supply some fo the enable neccessary during the paddle port tet, including the disk pahses, and disk side 2/1 signals used to test the switches, as well as the ENSIO and ENSEL signals. Also check the enables coming from the 74LS138's at K4 and K7. Finally check the 74Ls251 at L7 and its enables.

RAM FAILURES can be almost as much fun as no reset can be. Some of the things to look for are:

Of course, the most obvious thing to check is the F6E6 test results and see which row, group, chip(s) are causing problems. Also check the two memory board connectors J16 and J17 at this time.

You have about 98% chance of the problem being on sheet 2 of the schematic. With the highest probability, being the 74LS399 at A9 and the 74S3 74S374 at D13.

Next check the 7643's at locations C10, C11, C12, and C13, and then check the 74S153's at E12, E13, F12, and F13.

It may be a little help to do the following IF and ONLY IF you can get into the monitor routines using a CONTROL-APPLE-RESET:

a. Type the following:

FFDO: O/FFDF:IF/FFEF:O (RETURN)

You have just set the bank register and zero page to 0 and disabled the screen and IO addresses. (Note that FFEF if the bank register and you may want to try settings other than 0 if this setup doesn't find your problem.

b. Now type:

O.FFFF/X (RETURN)

The address bus should now be one big 16-bit counter and therefore easier to trace with an oscilloscope.

PRINTER PORT failures will show up as paddle port failures most of the time. The few exceptions are, that some of the polarities of the enables are reversed, causing the signal direction to also be reversed. (For example, a paddle port INPUT becomes a printer port OUTPUT). Also, be sure to check the connections to slot 1 to insure that the test hardware will function properly. The best way to check this, is to check for continuity from slot 1 to slot 4, (except for pins 1, 30, and 41).

DISK failures will usually prevent the system from booting properly. There are, however, a few things which should be mentioned here.

J1 and J6, the EXTERNAL and INTERNAL drive connectos, respectively, are in parallel, with the exception of pins 14, 21, 22, and 26.

A disk phase of SIDE 2/1 failure will usually also show up as a switch failure in the paddle port test.

The RC filter networks at N13 and M13 are also a good place to check for problems. (See the section below on useflu addresses in order to toggle a particular signal).

<u>KEYBOARD</u> failures are another of those problems that, while they occur frequently, are neverthelesss, failry simple fo correct. Some fo the more common failure modes are:

If the fast repeat or the super fast repeat either fail to work, work all the time, or repeat way too fast, check the 556 located at L10 and also the C16 capacitor.

Another thing to check if there is no fast repeat is diode CR5, located M7. If the data from the keyboard is wrong, check the keyboard encoder chip at H14, (check its power connections too,) or one of the 74LS257's located at H12 or J12.

If one of the above hasn't led to the problem, check the 74LS05 at H9, or the 74LS132 at H10.

Lastly, if the power light of the keyboard fails to light, check transistor 09.

ROM failures are almost ALWAYS, (99% of the time), the ROM chip itself located at B9. On rare occassions, it could be that the IC located at F9 is NOT a 341-0055, as it should be.

THERMAL or "HEAT SENSITIVE" failures: (These should be vertified as heat sensitive as described in section 4.4 above).

After vertifying that the unit is actually heat sensitive, you will have to locate the area of the board where the problem is. Do this by looping on the portion of the diagnostic that failed and moving the heat gun over the affected areas. If the unit does not fail within a few minutes, move the heat gun to a different area fo the board and continue the process.

When the test begins to fail, you have found the correct AREA of the board. You may now want to use, a monitor command of some type with the X (or repeat) command, for your troubleshooting.

The most frequently heat sensitive devices are the ROM located at B9, the 6502-B located at B7, and the 7643 PROMS (with the 342-00xx numbers), scattered throughout the board.

TROUBLESHOOTING INFORMATION'

SYSTEM DEATH ERRORS and their meaning:

error code	meaning
\$01	bad break (BRK) from SOS
\$02	interrupt not found (but received at CPU)
\$03	bad zero page allocation
\$04	unable to lock NMI
\$05	event queue overflow
\$06	stack overflow
\$07 .	data manager detected invalid request code

cappia computar inc.

```
$08
                      dmgr - too many device handlers (drivers)
 $09
                      memory too small (<64K)
 $0A
                      volume control block not usable
                      file control block crashed
 SOB
                      allocation blocks invalid
 $OC
 $ OD
                      directory is not correct
 SOE
                      pathname buffer overflow (too long)
 $OF
                      invalid buffer number
 $10
                      invalid buffer size (=0 or >16K)
 MONITOR AND ESCAPE COMMANDS
 MONITOR COMMANDS:
 COMMAND
                           REMARKS
 addrl addr2
                           memory dump, to dump all memory locations
                           from address $30FF you would type, 3000.
                           30FF and press RETURN.
 addrl:byte list
                            store byte(s) in memory, just like Apple }{,
                           to store data starting at address $3000, you
                           would type, 3000.00 A2 FF 45 9C etc. To store
                           ascii data, you would type, 3000: 'DARRELL' for
                           high bit off, or 3000: "PAYNE" for hihg bit on.
 block <addrl.addr2
                           read block from disk into memory from address 1
                           to address 2. Block must be in the range $0 to $117 (0-280). For example, 0<2000.20FF would
                           read block 0 of the disk and store the data in
                           memory form $2000 to $20FF.
                           NOTE: 1 block + 512 bytes, and the SOS directory
                           is at block 2.
block <addr1.addr2W
                           same as above except writes data from address 1
                           to address 2 onto the disk starting at block.
addr3<addr1.addr2M
                           move data from memory beginning at location ad-
                           dress 1 and ending at address 2 into memory be-
                           ginning at address 3.
addr3<addr1.addr2V
                           Vertify that the date in memory from address 1 to
                           address 2 is the same as data in memory beginning
                           at address 3.
byte<addrl.addr2S
                           search memory for data that masches byte starting
                           at address I and continuing search through address
addrG
                           call subroutine at address. This is the same as a
                           JSR in assembly language, or a CALL in BASIC .
addrJ
                           jump to address and begin executing code. This
                           is the same as a JMP in assembly language.
                           calls user routine. This actually does a JSR $3F8.
                           repeat entire command line. For example, COEO/
                           COE1/X will continue to toggle disk phase 0 on
                           and off.
Note that most of the Monitor commands are the same as they are in the Apple
}{, except some have been added and others have been improved.
^UW, 1,2
ESCAPE COMMANDS: These are achieved by pressing the escape key followed by
the desired command:
 32 CTN
                                   13.57
```

```
COMMAND
                                     REMARKS
Cntl-K or up arrow
                                     moves cursor up
cntl-J or dn arrow
                                    moves cursor down
cntl-H or left arrow
                                    moves cursor left
cntl-U or rt arrow
                                     moves cursor right
                                     clear to end of Line
P
                                     clear ro end of Page
S
                                     clear screen
4
                                     set 40-column display
```

8 sey 80-column display using the monitor to cause a particular signal or group of signals to toggle back and forth between high and low levels, can be a valuable troubleshooting tool. Listed below are some commands you can use from the monitor to do this. They are listed as they are found on the Apple /// schematic, by signal name, (all signals on sheet 2 of the schematic are grouped together, page 3 signals likewise, etc.) The signal name is given first, and the next line gives the Monitor commands you must enter to toggle that signal. {C}, means hold down the control key while pressing the next key, and $\{R\}$ means press the return key. (NOTE: After you have typed a sequence of monitor instructions and used the oscilloscope to look at the signals produced, if you need to look at some different signal, ALWAYS reset the system, and use the CONTROL, APPLE, RESET sequence to re-initialize the system since it could possibly be in an unknown state, caused by either the problem you are trying to isolate, or the last instruction that you typed in). Page I signals are listed on the page where they originate. Page 2 signals are normally all running. Address lines and bank switch signals are listed on the page where they originate. Page 3 signals Address lines: FFDO: O/FFDF :1F/FFEF" O{R} O.FFFF/X{R} Data lines and R/W: 3000:A5 5A/3000.3001/X{R} Page 4 signals: GB outputs, (74LS139) FFCO/FFDO/FFEO/FFFO/X{R} J6 outputs, (74LS138) C000/C100/C200/C300/C400/C500/C600/C700/X{R} K4 OUTPUTS, (74LS138) $C080/C090/C0A0/C0B0/C0C0/C0D0/C0E0/C0F0/X{R}$ K7 outputs, (74LS138) C000/C010/C020/C030/C040/C050/C060/C070/X{R} H6 outputs, (9334) $C050 \cdot C05F/X{R}$ 6522, Port A, (Environment register) A000.A2 5A AO A5 8E DF FF 8C DF FF 4C 04 AO{R} $A000G\{R\}$ 6522, PORT B, (Zero page register) A000: A2 5A AO A5 8E DO FF 8C DO FF 4C 04 AO{R} A000G{R} Page 5 signals should always be toggling if the screen is enabled, and something is being sent to the screen, (whether or not it actually gets there).

```
Page 6 signals
L13 outputs, (9334)
COEO.COEF/X{R}
L12 OUTPUTS, (9334)
CODO.CODF/X{R}
Page 7 signals
BCKSW1-BCKSW4
A000:A2 5A A0 A5 8E EE FF 8C EE FF 4C 04 A0{R}
A000G{R}
L7 outputs (bit 7 only), 74LS251
CO60. CO6F/X{R}
Sound signals will toggle continuously from sound test ACIA signals
COFO: 55/COFO/COFO:AA/COFO/X{R}
Page 8 signals
Keyboard A port read
C000/C010/X\{R\}
Keyboard B port read
C008/C010/X\{R\}
Page 9 signals should all be running. These are all of the main timing
signals for the Apple ///.
Useful addresses to know:
If you wish to know the status of the CPU at the time of a system failure,
($010-$10), you can use CONTROL-APPLE-RESET, to enter the monitor and then
examine memory beginning at $19FO, for the information. NOTE, this applies
ONLY when the failure occurred while running under control of SOS.
$19F0-19F1.....PROGRAM COUNTER
$19F2.....STACK POINTER
$19F3.....ENVIRONMENT REGISTER
$19F4.....ZERO PAGE REGISTER
$19F5.....BANK REGISTER
$19F6......PROCESSOR STATE REGISTER
$19F7......ACCUMULATOR (A REGISTER)
$19F8.....INDEX X (X REGISTER) *****
$19F9.....INDEX Y (Y REGISTER)
***** NOTE: If the failure was a $02, (interrrupt not found the index
register X should contain one of the following codes:
$00.... IONMI was the interrupt
$01.... ACIA was the interrupt
$02.... CA2 from 6522.E was the interrupt
$03.... CAl from 6522.E was the interrupt
$04..... shift register from 6522.E was the interrupt
$05.... CB2 from 6522 .E was the interrupt
$06.... CBl from 6522 .E was the interrupt
$07..... Timer 2 from 6522> e was the interupt
$08..... Timer 1 from 6522. E was the interrupt
$09.... CA2, 6522.D
$0A.... CA1, 6522.D (ANY SLOT but no slot found)
$0B.... Shift register, 6522.D
$0C.... CB2, 6522.D
$0D.... CB1, 6522.D
$0E.... Timer 2, 6522.D
$0F.... Timer 1, 6522.D
```

```
$10..... >>>INTERRUPT NOT FOUND <<<
$11.... SLOT 1 was the interrupt
$12..... Slot 2 was the interrupt
$13..... Slot 3 was the interrupt
$14..... Slot 4 was the interrupt
Keyboard:
C000 - "KA" Port
    7
Bit
    drdy
           d6
                 d5
                              d3
    C008 - "KB" port
                 5
                        4
    7
            6
                              3
     d7
           kybd A2
                        Al
                              alk
                                    ctrl sft
     A2 is solid apple switch
     Al is open apple switch
     alk ia alpha-lock
     ctrl is control
     sft is shift key (either one)
     CO10 - keyboard reset
     Speaker
     CO30 - toggle speaker (same as Apple ){
     CO40 - Hardware bell (one beep)
    FFEO - Bit 0 - 5 Apple /// sound (D-A)
     Screen Control
     CO50 - CO57 (see sheet 4 of schematic)
     C050, C051 - TEXT mode
     C052, C053 - MIX mode
     CO54, CO55 - PAGE 2 mode
     CO56, CO57 - HIRES mode
     Joysticks, switches, and printer port
     CO58 - CO5F (se sheet 4 of schematic)
     CO58, CO59 - PDLO, Address O of A/D
     (also disable/enable output handshake)
    COSE, COSF - AXCO, Address 1 of A/D
     (output handshake line false/true)
    CO5A, CO5B - PDL2, Address 2 of A/D
    CO5C, CO5D - A/D ramp start
     (NOTE: To read a particular joystick pot set correct address
    as follows:
                    A3 A2 A1 <---Address lines
                         0
     joystick #1 (XO) 0
                              1
                (YO) 0
                         1
                                O
     joystick #2 (X1) 0
                           1
                                1
                (YI) 1
                            0
     Then use CO5D to enable the RAMP of the A/D.
    Bit 7 of CO60 is switch 0
              CO61 is switch 1
              CO62 is switch 2
              CO63 is switch 3
              CO66 is the joystick timeout (selected above)
     CODC, CODD is ENSEL (direction of CB1 in 6522. D, SCO)
     CODE, CODF is ENSIO (serial data R/W in 6522. D, SER)
     CO64, Bit 7 is IRQ3 and
     CO65, Bit 7 is IRQ4
     CO9X is Device select for Slot 1
```

```
COAX is Device select for Slot 2
COBX is Device select for Slot 3
COCX is Device select for Slot 4
ClXX is IO select for Slot 1
C2XX is IO select for Slot 2
C3XX is IO select for Slot 3
C4XX is IO select for Slot 4
CODA disables Character Generator RAM write, and
CODB enables Character Generator write.
COD8 disables hire scroll, and
COD9 enables hires scroll. If enables, then
COEO, COEl is set/clear address VAl
COE2, COE3 is set/clear address VB1
COE4, COE5 is set/clear address VC1
      VB1
            VAl results in...
VC1
       0
            0
                no scroll
                1 horizontal line wrap
 0
       0
             1
               2 horizontal line wrap
 0
       1
             0
            1 3 horizontal line wrap
 0
      1
           0 4 horizontal line wrap
      0
 1
            1 5 horizontal line wrap
 1
       0
 1
       1
             0
                6 horizontal line wrap
                 7 horizontal line wrap
 1
       1
            1
Disk drive Addresses
CODO, COD1 clear/set external drive address AO
COD2, COD3 clear/set external drive address Al
COD4, COD5 enable, external drive power
COD6, COD7 Side 1/Side 2 signal. If COD4 (enable), then
AO A1
          Results in...
   0
          no external drive
n
    1
          external drive #1
1
    0
          external dirve #2
1
   1
          external drive #3
COEO, COE1 disk phase 0 set/clear
COE2, COE3 disk phase 1 set/clear
COE4, COE5 disk phase 3 set/clear
COE6, COE7 disk phase 3 set/clear
COE8, COE9 drive motor disable/enable (begins time out)
COEA, COEB select internal/external drive
RS-232 Port, ACIA, (6551)
COFO is received or transmitted data
COF1 Writing any data causes a programmed reset, while Reading the
following:
Bit 7
     IRQ
             NOT
                   NOT
                           TDRO
                                 RDRf1 OVERR FRMERR PARERR
            DSR
                   DCD
COF2 is the command register:
Bit 7-5 are parity check controls
Bit 4 is ECHO control
Bit 3-2 are transmit controls
Bit 1 is INT
Bit 0 is DTR
COF3 is the control register:
Bit 7 is STOPB
                                  13.61
```

```
Bit 6-5 are word length
Bit 4 is NOT XCLOCK
Bit 3-0 are the BAUD rate
VIA 6522 system control registers
FFDO - Zero Page Register (Z register)
FFDF - Environment register (E register)
Bit 7
            6
                   5
                          RSTEN WPROT PRSTK ROM 1 ROMEN
 1 MHz
           IOEN
                 SCRN
FFD2 - data direction register B
FFD3 - Data direction register A
FFD4 - FFD7 Timer 1
FFD8 - FFD9 Timer 2 (used by printer port)
FFDA - Shift register (used by printer port)
CAl (in) Anyslot IRQ (will not clear)
CA2 (in) printer port input handshake
CB1 (out) Printer port clock
CB2 (out) Printer port serial data
CB2 (out) joystick address 0 set/clear
FFEO - interrupt flags in / sound out
Bit 7 - IONMI (in)
Bit 6 - IOCT (in)
Bit 5-0 interrupt flags in / bank register (in/out)
Bit 7 - NOT GIRQ
Bit 6 - Not A }{SW
Bit 5 - Not IRO2
Bit 4 - Not IRQ1
Bits 3-0 - Bank register (B register)
FFE2 - Data direction register B
FFE3 - Data direction register A
FFE4 - FFE7 Timer 1
FFE8 - FFE9 Timer 2 (input to IOCT flag)
FFEA - Shift register (used for VBL)
CAl (in) clock/calendar IRQ
CA2 (in) keyboard IRQ
CB1, CB2 (out) vertical blanking
List of interrupt flag location:
COOO - Bit 7 = Keyboard
C064 - Bit 7 = Slot 3
C065 - Bit 7 = Slot 4
C070 -
            = real time clock (function in Z reg)
FFDD - Bit 0 = CA2, printer port input handshake
       Bit 1 = CA1, anyslot IRQ
       Bit 2 = shift register
       Bit 3 = CB2
       Bit 4 = CB1
       Bit 5 = Timer 2
       Bit 6 = Timer 1
       Bit 7 = IRQ, any of the above 7 IRQ's
FFEO - Bit 6 = IOCT
       Bit 7 = global IRQ, any IRQ in the system
       Bit 5 = Slot 2
       Bit 4 = Slot 1
FFED - Bit 0 = CA2, keyboard
       Bit l = CAl
                                   13.62
```

capple computer inc.

Bit 2 = Shift register

Bit 3 = CB2, VBL x 8

Bit 4 = CB1, VBL x 1

Bit 5 = timer 2, IOCT (slot)

Bit 6 = Timer 1

Bit 7 = IRQ< any of the above 7 IRQ's

Vertify the problem found. Whenever it is practical always try to replace the problem that you removed to see if the same symptom previously encountered returns. If you have indeed, found the correct problem, the same symptom will return. Otherwise, the probeim probably still exists and further troublshooting is called for.

Vertify the fix. Once you are confident that you have repaired a problem, RETEST the ENTIRE system using ALL of the methods, described above in section 4.0. If no further problems are encountered log and label the board as repaired, making sure that ALL documentation, including SYMPTON, SOLUTION, and METHOD pf fault isolation, (especially if it was a tricky one), are included. If you DO find another problem, then RESTART the diagnostic procedure and attempt to isolate and repair the NEW problem that you abve encountered. Repeat the entire process as necessary, until ALL problems have been identified and corrected.

apple computer inc.

APPLE /// COMMON FAILURES (FOR SHOTGUNNING)

SYMPTOM

PROBABLE CAUSE

SELF TEST (F6E6G)

Self-Test but characters wrong 74S257 (U66 [C12], U69 [C13])

74LS374 (U4, [M13])

Self-Test with ACIA error message

6551 (U98 [B10])

No-Reset

B8, D13

A/// FINAL TEST: PART A

No-Boot:

CASIZE C/3(12 V) Prom 42 [M14], D3, G13, G11 CASEZS6 C/3 (50) 63

Video:

Wrong colors Random Patterns C5 100 pf B8, F10, G11

Sound:

No sound or weak sound Sound does't sweep

LM380 (U103 [14])

6522 (U97 [G10])

Serial Port:

Pails

6551 (U98 [B10])

Paddle Port:

Switch Fails Paddle Fails 74LS251 (U101 [J11]) 9708 (U105 [L5])

ROM:

Fails:

341-0031 (U64 [D10])

A/// FINAL TEST: PART B

Printer Port

6522 (U73 [H10]) 74LS125 (U160 [M4]), 74LS126 (U161 [17])

This by no means exhaust the possible failures. Try to use your technical ability to find out what's wrong.


							······································		205 Edgington 10-24-80
		•	F	RAM	FA	!LUR	£€ 1	1 <i>A</i> P	
. 4	[1	Į.	1	ï	1	1	. 1	
7	1	ı	ı	ı	l	ı	1	l	
6	39	38	87	84	B 5	B4	8 3	82	96 K
5	B17	816	B15	BIH	B13	BIZ	Вn	BIL	
ń	C17	Ci6	داج	614	C13	212	CII	داد	
3	29	78	7	06	05	D 4	D3	DZ.	449 AFT (
2	717	016	015	• אום	D13	DIZ	DII	DIO	The state of the s
1	c 9	८8	47	۷2	د 5	4	43	د 2	THE DAM FAILURE WAR AND CATES
	1	2	3	4	, 5	د	7	፟	THE RAM FAILURE MAP INDICATES THE PHYSICAL LOCATION (COORDINATE OF THE RAM FAILURE. FOR EXAMPLE, IF WE OBSERVE INVERSED 1'S FOR THE LOWER ROW THIS WOULD
8	139	88	87	BL	85	B4	83	ΒZ	CORRESPOND TO A RAM(S) OR RAM ADDRESS FAILURE AT LOCATIONS C9-C10 ON THE MEMORY BOARD.
7	B17	BIL	815	B14	813	312	an	BIO	
6	89	B \$	87	36	65	64	B 3	82	12 4 4
5	817	316	315	814	813	BIZ	Ви	B:0	128K
4	C17	<i>داد</i>	دىح	L14	C13	د اک	CII	C10	
3	D9	DE	D 7	DL	D 5	b .4	D3	20	
2	דוס	DIL	D 15	DIY	DI3	D 12	DΠ	D 10	
1	c9	۲8	47	دد	ى	د۱	۷3	CZ	
NOWIOUAL	RAS RAM	OR FAI	CAS	s F. E (1	AILU NVE L	lES	ARE	· D15	BY INVERSE 1'S NAMED AS A FAILED ROW COME N SE DUE TO LAM OR
	RA	m n	HODR	2551	NG				:

Apple /// Co	computer Information • Apple /// Level 2 Service Referen	nce Manual
6/84, .7 CHECK SUM	2964	
ENERIC PART		
Section TAMMA	VIDED HODR LOGIC TO LOGIC DISKILO THING LOGIC FAM ADDR RAM ADDR RAM ADDR RAM ADDR	
AIII RONG/PRONG 1, F DESCRIPTION RONG, SYNCHRON	BUL, SYNCHEOM (INTERLALE UPAMIE) POM, BOOT MONITOR BYT POM, UDEO (PUNTEOL PEOM, CASZSE (+SV) PEOM, CASZSE (+SV) PEOM, [024 X4 PEOM, [024 X4 PEOM, 1024 X4	
AIII P/W 341-0030	* 342-0/45A 341-0032 341-0032 341-0042 * 342-0063 * 342-0063 * 342-0044 * 342-0048 * 342-0048 * 342-0048 * 342-0048 * 342-0048 * 342-0048 * 342-0058 * 342-0058	764.3 -1. TRF 24541 (TI) -2. HM 76434 (MARES) -3. DM 743573 (UMT) -4. 82 5 137 AN -6. TBF 24 541 (T.I.) -6. TBF 24 541 (T.I.)
207	89 63 63 64 65 67 67 67 67 67 67 67 67 67 67 67 67 67	⊙
Apple Computer Inc	• 1982	Page 0328 of 0730



Apple /// Computer Information

Apple /// Service Reference Manual



Section II of II • Servicing Information

Chapter 14 • Parts Layout and Parts List

Written by Apple Computer • 1982

APPLE /// IC PARTS BY LOCATION

LOCATION	DESCRIPTION	APPLE PART NUMBER
A05	IC, 556 DUAL TIMER IC, 556 DUAL TIMER IC, 74LS399, QUAD 2 INPUT MUX IC, 74S74, DUAL D-TYPE FLIP-FLOP	330-0556
A07	IC, 556 DUAL TIMER	330-0556
A09	IC, 74LS399, QUAD 2 INPUT MUX	306-0399
A11	IC, 74S74, DUAL D-TYPE FLIP-FLOP IC, ACIA 6551A IC,MICROPROCESSOR CLOCK 58167 IC, 6522 VERSATILE INTERFACE ADAPTER IC, 6522 VERSATILE INTERFACE ADAPTER IC, MICRO 6502B 3MHZ TEST & BURN-IN IC, ROM BOOT/MONITOR B & T IC, 74LS20, DUAL 4-INPUT NAND IC, 74LS51, AND OR INVERT IC, 74S175, QUAD D-TYPE FLIP FLOP IC, 74S86, QUAD 2 INPUT EXCLUSIVE-OR IC, 8304B 8-BIT TRI-STATE IC, 74LS260, DUAL 5 INPUT NOR IC, PROM 1024 X 4 IC, PROM RAS 65,12 VOLT MEMORY BD	308-0074
B02	IC, ACIA 6551A	338-0002
B03	IC, MICROPROCESSOR CLOCK 58167	331-8167
B05	IC, 6522 VERSATILE INTERFACE ADAPTER	338-6522
B06	IC, 6522 VERSATILE INTERFACE ADAPTER	338-6522
B08	IC, MICRO 6502B 3MHZ TEST & BURN-IN	369-6502
В09	IC, ROM BOOT/MONITOR B & T	342-0031
B10	IC, 74LS20, DUAL 4-INPUT NAND	306-0020
B11	IC, 74LS51, AND OR INVERT	306-0051
B12	IC, 74S175, QUAD D-TYPE FLIP FLOP	308-0175
B13	IC, 74886, QUAD 2 INPUT EXCLUSIVE-OR	308-0086
C03	IC, 8304B 8-BIT TRI-STATE	316-8304
C09	IC, 74LS260, DUAL 5 INPUT NOR	306-0260
C10	IC, PROM 1024 X 4	342-0043
C11	IC, PROM RAS 65,12 VOLT MEMORY BD IC, PROM RAS65, 5 VOLT MEMORY	341-0044
C12	IC, PROM CASB65 ADDRESSING	342-0056
C13	IC, PROM CAS128, 12 VOLT MEMORY	341-0042
	IC, PROM CASB65 ADDRESSING IC, PROM CASB256, 12 VOLT MEMORY IC, PROM CASB256, 5 VOLT MEMORY	342-0063
DO2	IC, 74S257, QUAD DATA MULTIPLEXER IC, 74S257, QUAD DATA MULTIPLEXER IC, 74LS86,QUAD 2 INPUT EXCLUSIVE OR IC, 74S74, DUAL D-TYPE FLIP-FLOP IC, 74LS244, OCTAL BUFFERS/DRIVERS	308-0257
D03	IC, 74S257, QUAD DATA MULTIPLEXER	308-0257
D04	IC, 74LS86, QUAD 2 INPUT EXCLUSIVE OR	306-0086
D05	IC, 74S74, DUAL D-TYPE FLIP-FLOP	308-0074
D06	IC, 74LS244, OCTAL BUFFERS/DRIVERS	306-0244
D07	IC 146751 Allah Nata Militibi EVED	209-0257
D08	IC, 74S257, QUAD DATA MULTIPLEXER IC, 74S257, QUAD DATA MULTIPLEXER IC, 74S195, 4 BIT PARALLEL SHIFT REG IC, 74S74, DUAL D-TYPE FLIP-FLOP IC, 74LS00, QUAD 2 INPUT NAND IC, 74LS374, OCTAL D-TYPE FLIP-FLOP IC, 74LS374, OCTAL D-TYPE FLIP-FLOP	308-0257
D09	IC, 74LSO2, QUAD 2 INPUT NOR	306-0002
D10	IC, 74S195, 4 BIT PARALLEL SHIFT REG	308-0195
D11	IC, 74874, DUAL D-TYPE FLIP-FLOP	308-0074
D12	IC, 74LSOU, QUAD 2 INPUT NAND	306-0000
D13 E02	IC, /4LS3/4, OCTAL D-TYPE FLIP-FLOP	306-0374
E03	IC, 74LS374, OCTAL D-TYPE FLIP-FLOP	306-0374
E04	IC, 74LS374, OCTAL D-TYPE FLIP-FLOP IC, 1024 X 4 STATIC RAM 2114 IC, 1024 X 4 STATIC RAM 2114	306-0374
E05	10, 1024 A 4 SIATIC RAM 2114	334-0005
E07	IC, 74LS00, QUAD 2 INPUT NAND	
E08		306-0000
E09	IC, 74LS08, QUAD 2 INPUT AND IC, 74S10, TRIPLE 3 INPUT NAND	306-0008
E10	IC, 74886, QUAD 2 INPUT EXCLUSIVE-OR	306-0010
Ell	IC, 74LS283, 4 BIT BINARY ADDER	308-0086
E12	IC, 745153, DUAL 4 TO 1 LINE MUX	306-0283
E13	IC, 743153, DUAL 4 TO 1 DATA MUX	308-0153
F02	IC, 743737, DUAL 4 TO I DATA HUX	306-0153 308-0374
F03	IC, 74S374, OCTAL D-TYPE FLIP-FLOP	308-0374
F04	IC, 74166,8 BIT SHIFT REGISTER	302-0166
F05	IC, IC PROM 1024 X 4	342-0045
F07	IC, PROM 1024 X 4	342-0046
F08	IC, 74LS08, QUAD 2 INPUT AND	306-0008
F09	IC, PROM, 1024 X 4	342-0055
F10	IC, 74LS161,SYNC BINARY 4 BIT COUNTER	306-0161

APPLE /// IC PARTS BY LOCATION

LOCATION	DESCRIPTION	APPLE PART NUMBER
F11	IC, 74LS161,SYNC BINARY 4 BIT COUNTER IC, 74S153, DUAL 4 TO 1 LINE MUX IC,74S153, DUAL 4 TO 1 MULTIPLEXER IC, 74S374, OCTAL D-TYPE FLIP-FLOP IC,74LS157, QUAD 2 TO 1 DATA MUX IC, VIDEO CONTROL ROM IC, 74LS133, 13 INPUT NAND IC, 74LS139, 2 TO 4 LINE DECORERS	306-0161
F12	IC, 74S153, DUAL 4 TO 1 LINE MUX	308-0153
F13	IC,74S153, DUAL 4 TO 1 MULTIPLEXER	306-0153
G02	IC, 74S374, OCTAL D-TYPE FLIP-FLOP	308-0374
G03	IC,74LS157, QUAD 2 TO 1 DATA MUX	306-0157
G05	IC, VIDEO CONTROL ROM	342-0032
G07	IC, 74LS133, 13 INPUT NAND IC, 74LS139, 2 TO 4 LINE DECODERS	306-0133
G08	10, 7415139, 2 10 4 LINE DECODERS	300-0133
G09	IC, ROM, SYNCHROM	342-0030
G10	IC, 74LS374, OCTAL D-TYPE FLIP-FLOP	306-0374
G11	IC, 74LS161, SYNC BINARY 4 BIT COUNTER	
G12	IC, 74LS161,SYNC BINARY 4 BIT COUNTER IC, 74LS00, QUAD 2 INPUT NAND IC, 74LS399, QUAD 2 INPUT MUX	306-0161 .
H02	IC, 74LSOO, QUAD 2 INPUT NAND	306-0000
H03	IC, 74LS399, QUAD Z INPUT MUX	306-0399
H04	IC, /4LSSI, AND OR INVERT	300-0031
H06	IC, 9334, TESTED & BURN-IN	302-9334
H07	IC, 74LS399, QUAD 2 INPUT MUX IC, 74LS51, AND OR INVERT IC, 9334, TESTED & BURN-IN IC, 74LS74, DUAL D FLIP-FLOPS	306-0074
H08	IC. /4L3U4. REX INVERTERS	300-0004
H09 H10	IC, 74LS05, OPEN COL HEX INV IC, 74LS132, QUAD 2 INP NAND SCH TRIGG	306-0005
H11	76 7/7-7/ 5000 5 5000 5000	205 007/
H12	IC, 74LS74, DUAL D-TYPE FLIP-FLOP IC, 74LS257, QUAD DATA MUX IC, ROM KEYBOARD ENCODER A3 IC, 1488 QUAD LINE DRIVER IC, 74LS151, 1 OF 8 DATA MUX IC, 74LS21, DUAL 4 INPUT AND IC, 74LS138, 3-TO-8 LINE DECODERS IC, 74LS133, 13 INPUT NAND	305 - 0074
H14	TC POW VEVEOARD ENCORED A3	3/2-0035
J02	TC 1488 OHAR TIME DETUED	360-1688
J03 4136	TC 7/10151 1 OF 8 DATA MIV	308-0151
J04	TC 741.921 DHAT & INDIT AND	306-0131
J06	IC 7419138 3-TO-8 ITNE DECORERS	306-0021
J07	IC, 74LS133, 13 INPUT NAND	306-0138
J08	IC, 74LS32, QUAD 2 INPUT OR	306-0032
J09	IC, 74LS125,QUAD TRI-STATE BUFFERS	306-0125
J10	IC. 74LS126, OUAD TRI-STATE BUFFERS	306-0126
J11	IC, 74LS126, QUAD TRI-STATE BUFFERS IC, 74LS139, 2 TO 4 LINE DECODERS IC, 74LS257, QUAD DATA MUX IC, 1489 LINE RECEIVER	306-0139
J12	IC. 74LS257,QUAD DATA MUX	306-0257
K02	IC, 1489 LINE RECEIVER	360-1489
K04	IC, 74LS138, 3-TO-8 LINE DECODER IC, 74LS138, 3-TO-8 LINE DECODERS	306-0138
K07	IC, 74LS138, 3-TO-8 LINE DECODERS	306-0138
	IC, 74LS374, OCTAL D-TYPE FLIP-FLOP	306-0374
K08	IC, 74LS11, TRIPLE 3 INPUT AND	306-0011
K09	IC, 74LSO4, HEX INVERTERS	
K10	IC, 74LS323,8 BIT BIDIRECT SHIFT REG	306-0323
K11	IC, PROM, STATE MACHINE P6A	342-0028
K12	IC, 74LS174, HEX D-TYPE FLIP-FLOP	306-0174
K13	RESISTOR ARRAY, 47 OHMS	112-0102
L07	IC, 74LS251, IC, DATA MULTIPLEXER	306-0251
L08	IC, 74S153, DUAL 4 TO 1 LINE MUX	308-0153
L10	IC, 556 DUAL TIMER	330-0556
L12	IC, 9334,	302-9334
L13	IC, 9334	302-9334
M09	IC, 9708, 6 CHANNEL 8 BIT A/D	356-9708
Mll	IC, LM380 AUDIO POWER AMPLIFIER	354 - 0380
M13	RESISTOR ARRAY, 47 OHMS	112-0102
NO3	RESISTOR ARRAY, 47 OHMS	112-0102
N10 N13	RESISTOR ARRAY, 47 OHM RESISTOR ARRAY 47 OHM	112-0102 112-0102

-			N/S																-																						
Mar-79 PAGE		A116 ASSEMBLY GTY: 1 08-Jul-82	CLOSE	08-Jul-82 08-Jul-82	08-301-82	08-7n1-85	08-Jul-82	08-Jul-82				08-Ju1-82				08-701-82	08-Ju1-82																								
BIL VERSION 29-Mar-79		ASSEH 1-82	RT B/N	OI O		CH :	a c	Y 0	0	0	.	: :		0	- 0	a	Or i	מ מ	· Cu	or c		CH C	Y 0	101	n c	3 (1)	n c	4 0	ıg	œ	ou o	y 0	101	0	9	0 0	• •	•	0	> c	
IL VERS			START DATE	8-Jan-82			8	8-140-B2	3-0ct-80	3-0ct-80	13-0c t-80	8-187-B	3-0c t-80	13-0ct-80	3-0-4-80	18-Jan-82	18-Jen-82	1-Jan-82	1-Jen-82	21-Jan-82	1-Jan-82	11-Jan-82	1-Jen-84	11-Jen-82	11-Jan-82	11-141-64 11-141-82	21-Jan-82		21-Jan-82	21-Jan-82	21-Jen-82	71-Jan-82	21-Jan-82	05-Jun-80	03-Jun-80	05-Jun-80	5-Jun-80	05-Jun-80	5-Jun-80	00-007-00 00-007-00	09-407-50
		ECN: J DATE:	CHO	A116 1	A116	A001	C-10 1	441			673				2/4	-	_	948	•••	948	362	948	# C	362	948	948	948	2	948	447	442	040		1	7	7	1	14	7:		
	RIAL	PROD CODE: PLAN CODE: U	EXTENDED GTY PER	0-	•	-	••• •		0	 •		-	0	₩.		. 🖚	-1 	-	-	•	64	.	- i -	· (1)	•		a ș	?-	• •••	æ	 1	n -	• 🕶	o	-	~ -	•		⊶ •		• -
COMPUTER SYSTEMS	8 OF MATE	UM: EA I	PR S T S A P CD C Y P B L UM	D + + U EA	X 7 P C P	P7PCP		FX X 7 P C P EA	EX D 7 8 + U EA	X 7 P D P	EX X 7 P C P EA	X 7 P C P	D 18 + C	EX X 7 P D P EA	X	X 7 P C P	N P EA	LS A 1 A P EA	A * * P EA	* * * * EA	RP P 1 P C P EA	P + P EA		RP P 1 P C P EA	# :		P + U EA			P 1 P C P	RP P 1 P C P EA) = 0	WB N 1 P B P EA	EX D 7 * U EA	RMP 1 + PEA	RM P 1 + P EA	RM P 1 * P EA	RM P 1 * P EA	RM P 1 + P EA	VI O TO NO	
PERSONAL	INDENTED BILL	INACT FO, 256K APPLE III ERC: B GRCE CODE: A TYPE:	E PART DESCRIPTION	INAL	INACT. UNPACKING	SYSTEM REGISTRATION		O CABLE, MUNITUR A INACT ASSV.FDAM CAP SIDE A RICHT	ASSY DWG. FOAM INSIDE/OUTS	FDAM, ETHER DIE-CUT OF	O FUAM, ETHER KNOCK-OUT INSIDE		ASSY DWO, FOAM INSIDE/OUT	FOAM, ETHER DIE-CUT OF	O FUATA EINEM MNUCK-UUT INSIDE A CORRUSATED PANET. END CAP		ASSY, CHASSIS 2568	N DWG ASSY, CHASSIS 128K AS A SUBASSY, TESTED, KEYBDARD AS		A DWG, UNIST, KEYBOARD A3, ALPS		SWITCH, ALB KCC A		PIN, LAMP	PLATE, KEYBOARD	A CRANK, KEYBOARD A3 ALPE	CRANK GUIDE, STRA	A CUITCU CAN ACTUATED BUCK BUITCA	DARD A3	PIVOT SPACEBAR CRANK	CONN.	SPACER, 0-36 3/8	SUBASSY, KEYCAPS	SPEC, APPLE III KEYCAPS	KEY CAP, APPLE	KEY CAP.	KEY CAP, APPLE	KEY CAP, APPLE	KEY CAP.	KEV CAP. APPLE	, Y
PRINTED 23-Jul-82 13: 26	EFFECTIVITY DATE: ALL	PARENT PART: 610-8156	COMPONENT PART NUMBER	610-8128D	030-0103	030-0104	590-003	540-0055	944-00620	944-0062	944-0063	610-0007	944-0062D	944-0062	444-1415.5												815-0532	204-0000	590-0111	815-0184	515-0014	0011000	610-0197	815-008BD	815-0088	812-0089 813-0089	815-0091	87	815-0093	יו ר	•
PRINTED	EFFECT IV	PARENT	LEVEL	nı n	1 (2)	a	Ct (n o	, C)	en i	יז פיז	, ,	e	ო (\$	5	Z:	21	·5		W	•	,	en e	n w	'n	N)	en e	n en	'n	٥	.	o 4	0	9	4 9 ~	0 4	1

N			N/S																																						
PAGE		-																																							
		QTY:	CLOSE DATE																																						
N 29-Mar		A116 ASSEMBLY GTY: 08-Jul-82	X S																																						
BIL VERSION 29-Mar-79		A116 08-Jul-	START DATE	5-Jun-80	5Jun80	05 Jun-80	05-Jun-80	5-Jun-80	3- Jun-80	05-Jun-80	5-Jun-80	5-Cen-80	05-Jun-80	05-Jun-80	3-Jun-80	05-Jun-80	05-144-B0	05-Jun-80	05-Jun-80	09-un-c0	05-Jun-80	5-Jun-80	5-Jun-80	05-Jun-80	05-Jun-80	05-Jun-80	08-Jun-80	05-Jun-80	08-100-60	08-Lun-80	05-Jun-80	03-7nn-B0	05-Jun-80	05-Jun-80	05-Jun-80	03-70n-80	05-Jun-80	05-Jun-80	09-Jun-80	5-Jun-80	05-Jun-80
~		ECN: DATE:	ECN CH0	141 05	;;		141	141		141	141		11	441 0	441			141	0 1 1 1			441 0	• • • • • • • • • • • • • • • • • • •	144	4410	0 0 0	441	441	144	4410	441 0	441	4410		₹.	441 441		441 0	_	 .	441
	RIAL	PROD CODE: PLAN CODE: U	EXTENDED QTY PER	-				≠•			~		4 =4	-	-			· •	100 4	-		-	 1 •	-	-	₩ -			-						-	-, -		-	-	 -	
/BTEMB	HATE	UM: EA	8 A B P B P C B	+ P EA	₩ .		+ P EA	+ P EA	• •	# P E	* P EA	¥ ±	E E	* P EA	* P EA	∀	* *	* P EA	# P EA	* * 0 U U		* P EA	+ 1 + 1 + 1	* *	* P EA	* *	F E	* P EA	* * • • •	* P EA	+ P EA	• •	* P EA	* P EA	* P EA	* *	F E	* P EA	* P EA	* P EA	* * P
COMPUTER SYSTEMS	8 · O · F	- ₹	PR S T S CD C Y F	RM P 1	E .	L O	E L	A	£ 6	£	RM P 1	Z Z		F. 0	RM P 1		E M	£	£ 2			RM P	E C		- d E			A .	EE	RM P 1	RA P 1	E E	. a.	RM P 1	A D	 	E E	RM P 1	RM P 1	A 4 5 1	Z 2
PERBONAL CO	INDENTED BILL	INACT. FO, 256K APPLE III ERC: B SRCE CODE: A TYPE:	DESCRIPTION	APPLE	APPLE 3,) /	APPLE About	APPLE 3, . /	APPLE 3,	APPLE	APPLE 3,	APPLE 3, G	APPLE	APPLE	APPLE	APPLE	APPLE	APPLE	P, APPLE 3, P	P. APPLE3. (/ [P, APPLE 3, 7 / 3	P. APPLE 3, 4	P. APPLE 3, 5 (W/SENSOR)	APPLE 3,	P. APPLE 3. A	APPLE 3, 8	P, APPLE 3, D (W SENSOR)	P. APPLE 3, 0	P, APPLE 3, H	P. APPIE 3. K (1 RENSOR)	APPLE 3, L	P. APPLE 3. : / ;	P, APPLE 3, " / '	APPLE 3,								
			E PART DE	KEY		¥ ה ל	¥ ¥	KEY	¥ ¥	¥ ¥	ΚĒΥ	Ϋ́	X Y	ΚĒ	ΚEΥ	Ě	¥ ¥	χĘ	¥	¥ 2	K K	ΚĒΥ	Ķ	K 7	Æ	O KEY CAP,	K Å	KEY	X X	Ř	KEY	K K	χ. Υ		ΚΕ	א ע ע ע	X Y	ΚΕΥ	ΚEΥ	¥E.	
PRINTED 23-Jul-82 13:27	EFFECTIVITY DATE: ALL	PARENT PART: 610-8156	COMPONENT PART NUMBER	815-0097	815-0098	913-0044	'n	n	815-0103	מונ	9-010				1	5-011	815-0113		10 I	2-011		87	D7 1			815-0125	3 83	n		3 87	87	n •) H		87	r) H	813-0140		5-01	5-0	5-01
PRINTED	EFFECT I	PAREN	LEVEL	9	••	0 4	9-0	•	-9 -	0 •0	•	•	0.0	•	9	• 0	0 4	0	•	•	0 -0	9	•	0 40	•	. 0 4	o •	•	0 4	•	•	• •	•	•	•	0 1	0 40	•	9	•	• •

		Арр	le ///	Co	m	рι	ute	er	In	to	rm	na	tic	n	_		٩p	pl	e.	///	L	ev	eı	2	S	er۱	/IC	е	K	et	er	eı	nc	e	M	ar	ıu	al			
m			N/S																																						
PAGE		-																																							
		QTY :	CLOSE DATE																																						
BIL VERSION 29-Mar-79		A116 ASSEMBLY 08-Jul-82	z																																						
Š		ASS 1-82	RT 8/N	0.0		. 0	۵,	٥ د		0	0 0		٥	01	٥ د	. 0	٥	0 (•	٥ د		0	00		0 (4 (4	101	OI 6	מ מ	1 (1)	0	_	0		0 (٥.	- 0	. .
VERS		A116 08Ju	START DATE	08-mol-	08-un7-	-Jun-80	05-Jun-80	05-Jun-80 05-Jun-80	08UNSO	05-Jun-80	05-Jun-80	08-100-80	05-Jun-80	05-Jun-80	03-10-60	03-4n7-60	05-Jun-80	05-Jun-80	05-Jun-80	05-Jun-80	03-Jun-80	05-Jun-80	05-Jun-80	05-Jun-80	08-100-60	05-Jun-80	41-Jen-62	5-Apr-82	5-Apr-82	3-401-B	8-7-85	05-Jun-80	18-Mer-81	-Mau-80	2-May-80	12-May-80	08-7 - M-6	-Jul-B1	2-May-80	- 1 a c - 1 a	200
916		ECN: DATE:		0.5	0 0	05	60	0 0 0	80	05	0 0	90	05-	in o	n d	000	0.5	S	000	50	0 0	050	00	0 0 0 0	9		-	-			•	•		12	12		70	· Ci	(-
		- <u>a</u>	CHO	7	=======================================	\$	7	= = = = = = = = = = = = = = = = = = =	\$	7	= = =	7	441	44.	141	427	441	‡ :	7	7	=======================================	7	441	7 7	7	441	491		•	1	916	169	802	808	426	426	404	426	426	4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4	<u> </u>
	ı	CODE: CODE:	EXTENDED GTY PER	 .		. 🚣	 .	- -		_				-		• ••	۰	0 4	00	0	٥ د		0	00		0	-		0.0057	- 0	ı	_	- () -	_	- - •	- -c	ı.	CN I	N	
	~	PROD C	EXT								ĺ	•					-	- •	. •	-		_	-						- '	-			•					•		-	
	TER	P P	5	¥ i	K 4	¥.	¥.	₹	S	¥.	₩ ₩	E Y	E>	EA I	M T	W (EA	₩	М М	E E	M M	E 4	E.	¥ E	E Z	₩ :	€ E	EA	Ei	₩ W	E Y	EA	¥ ú	E E	EA	₩ i	1 II	E A	E A	ψ U	i ì
COMPUTER BYSTEMS	< I	ABC: A	20 € 4 60 1 1	* :	* *	*	*	* *		*	* 4	. a.	*	• :	* 4	ה ה	> * 8	* :	* *	* * * * * * * * * * * * * * * * * * *) * * !) > * *	* 8	> = * *	* *	* 5	• ∪ • ∪	. d.	د د د د	ء د د	. d	PAP	0. C		PCP	9 C	ים נים	. d.	9 C		. i.) (
TER 8	0	: :	E >	 -		<u> </u>	·		-	d		- -	-	-	 L 0	. a	D 7	0 0	, 0	7 0	^ ^	. ^	70	^ ^	, 0	0 6	` ~	P 7	~ ·	 L Q	. <u>-</u>	- <	- r		-	- .		. .	- - 0		
COMPU	B _	•	£ 5	£ 3	£	ž	Ē	£ 6	Æ	E	£ 3	E	Ē	Œ Ĉ	X O	£ &	EX	~ 2	M W		X X	ωŭ	Ä	M E	Ä	Ξi	ĭæ	Ä	X C	¥ @		18	3 ≧ :	:	8	2	r &	æ	2	2 6	: í.
₹	- L	TYPE:	!			:		~ '				E								S DEO	050	DEG	DEO		DEO		5		:	z L	BD, INT	ლ .	90 A3	j							
PERB	E D	F 111				3	(ZERO)	(DECIMAL)				_		(HINUS)		_	DEG	Š	TABORE	H/BUMP	17	S	9		1	H. 5	INSPECTION		8 8 8 8	TYPE	• _	8	•	•							
į	Z	APPLE CODE:	1	\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \	SHIFT	ARROW UP	0 (ZE	P C P	APPLE	APPLE	SPACE	ARROM	ARROM	E i	EN EK	ITCH A3		SPACE SPACE	_	_ ,	SPACE	SPACE	BPACE	PACE 10	SPACE	8	₹		^		M/ANALDO		ISK ANALO	BD APPLE	Ī	Σ!	<u> </u>	. Ξ	Ŧ	Ę.	. 3
÷	₩ Ω Z	F0, 256K	3	ті п су с	i m	щ С	ті п Сі с	با بر دو دو	i mi g eg	e e	min G	i iii	E I	ස් (PLE 3,		1 SPA	2 S	1 5PA		1-1/2	1-1/2	1-3/4	2 2	2-1/4	6-1/2	ב ב ב	•	24 AWO.	Ď	3, A3	×	T, DIS	ANALOG	0	330 OFF	1X OHM		┵`	LUX CHE	
•	-	INACT. FO	DESCRIPTION	APPLE	ל ק ל	APPL	APPL	APPLE APPLE	APPLE	APPL	APPLE APPLE	4		APPLE	K	RESET	CAP	8 S			4 d			8 8	3	CAP	netboard 7. SPEAKER				ISK 3	ASSY, PCB, TST, D1S	ASSY, PCB, UNTST, D	X	87	3	, ,	3,	2,	, , , ,	; ;
		ERC		CAP.	_	_	S CAP.				3		S		ין כ	SPACER, RESE	, KEY	, KEY			KEY KEY			KEY		KEY	₹ ;		WIRE, BLACK,	CONNECTOR.	SBASY, DISK	Y, PCB	Y, PCB	DI9K			1/44	-		3/4 C	. -
			E PART	O KEY		_		0 0 KEY			O KEY			O KEY		_		96							o o o		B ASS					_	D A SS	_		O RES				A RES	
13: 29		9	. <u>e</u>																																						
	# F F	610-8156	COMPONENT PART NUMBER	147	149	120	151	201	134	-0155	-0136	158	-0159	160	101	179	032D	0330	036D	037D	0360	0400	0410	0420	0440	0490	600	100	004		201	201	, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,	929	271	-2331	-4102	103	104	-4153) -) (
-100-	/ DATE		COMPC	815-01	3 5	Ė	813-0	B13-0	Ė	815-6	'n'n	n	B15-C	915-0		813-0179	062-0032D	062-0033D	062	062-0037D	062-00380	062-0040D	062-0041D	062-00420	062-0044D	062-0049D	6000-009	731-0001	561-2400	517-0002	650-5	650-4	650-050	820-0	101-2271	101-2331	101	101-4	101-4	101-4	} -
PRINTED 23-Jul-82	TIVIT	PARENT PART:																																							
PRINT	EFFECTIVITY DATE:	PAR	LEVEL	9 1	0 -0	•	.	0 4	9	.	0 4	•	•	• •	0 4	•	9	9 1	0-0	•	0 4	4	• •	9 49	•	٠,	້ ຕ	*	•	• •	ິຕ	•	n 1	•	9	• •	0 ~0	40	9.	0 •0	
																	-	4.	_																						

₩ •		•	F. 8/N										•																												•	
lar-79 PAGE		ILY GTY:	CLOSE DATE.																														:	17-Nov-B0		11-Mar-81	21-701-81					
BIL VERSION 29-Mar-79		A116 ASSEMBLY GTY 08-Jul-82	START DATE 8/N	8		19	2	9 9	38	18-	9	8 6	26	9	8		3 8	089	8	08		9 6	8 8	-80	8	9 6	00	08-	9 4	9	08-	18	90	9 6	2 4	9	-91		200	-80	9	2
B IL VE		ECN: A11 DATE: 08-	ECN B	2	10 T	22-5	12-He	127	-	æ			-		 (100-100 to	2 12-Meu-80	-		-	_						-						-	RA 12-May-80				1 03-Jun-80			0	-unc-co #
•	ور	5	EXTENDED EC	426	426	1 C127	442	7	442	2 442	442	433	1 433	1 426	426	1007	4	1 442	479	1 442	1 449	449	731	1 C026	1 C111	7007	•	1 799	5 2	2 0021	2 0076	1 442	426	5ARA	442	SARA	1 442	1 441	1 542	1 499	766	300
•	ERIAL	PROD CODE: PLAN CODE:	UN OTY	. ★:	5 .	·	<u> </u>	S •	· ·	<u></u>	S S		· ·	*	~	*		<u> </u>	4		·	~	, <u>, , , , , , , , , , , , , , , , , , </u>	\	*	C C	· • • •	. 	~		*	∀ :	.	< <		~	⋖ ∶	C 4	~ •	<.	⋖	ξ.
SYSTEMS	FMAT	CH: EA	C	1 P C P E		1 P C P E	PCPE			1 P C P E			TPCPE	1 P C P E				PCPE			PCPE			1 P C P E				1 P C P C			1 0 0 L	3 4 8 6 7				PCPE				1 P C P E		11 12 12 12 12 12 12 12 12 12 12 12 12 1
PERSONAL COMPUTER SYSTEMS	L 8 0	: . •	8 C	9	7 G	- a	9	0. Q	. c.	RP P	6 6 6 6	. a.	RP P	8	0. C	* a	. d.	9	G 0		_	7 C	RP P	RP P	a 6	* °	. a.	9 G	7 0	. a.	A	9 I B	۵. د د	¥ 6	. 4	RP P	d :	×I	E E	E E	× ×	C: L: K:
PERSONAL	INDENTED BIL	INACT. FO. 256K APPLE III ERC: B BRCE CDDE: A TYPE:	RT DESCRIPTION	0 XC XS M1/1	1/4W 5% 91.	1/4W 5% B.2	1/44 1%	1/4W 12 576	1/4W 1X 88	TRIM 10K OF	1220F 5X	220uF	470uF 6. 3V	3000pF 10% 25	. 010F 20% Z	. 100 +80-40% 230	330pF 5%	510pF 5X 200PPH	CHOKE, 680H 10%	7418125	OO3A DARLIN	V DISK BEAD	A NOTA	ANBISTOR, PNP SW. LAMP. 2N3906	108, MP8-U51	IC 18 PIN	22	IC 16 1	CONN. 4 PAS APPLE SPEC	E. COIL 284H	ψ	74LB74	1/4W 5% 560 OH	READER, 26 FIN 188 #609-262/ INDICTOR CITTER 27 IN	74LS32	1/8W 1% 12. 7K	TRIM SOK OHMS 2	֓֞֝֜֝֝֓֜֝֟֝֓֓֓֓֓֓֓֓֓֡֟֝֓֓֓֓֡֓֟֝֓֡֓֟֝֓֓֡֓֟֝֓֡֡֡֓֡֓֡֓֡֡֡֓֡֡	DISK APPLE	, D18	CONNECTOR, BUTT CRIMP	מבט ארירה ז
			E PART		A AFE						₹ ₹		•		0				_		0 10	<u> </u>) i d	A TR				086	ž i d	_	_	A 1C.					o POT.	2000				_
3-Jul-82 13:30	TY DATE: ALL	PART: 610-8156	COMPONENT PART NUMBER	101-4302	101-44/2	101-4822	108-1372	108-5762	108-8872	109-0003	120-0001	125-6401	125-6701	132-7601	132-8102	137-6101	137-6601	137-6701	151-5801	305-0125	327-2003	331-3146	371-4148	372-3906	376-0001	511-1801	511-1401	511-1601	515-0009	155-7103	371-4003	305-0074	101-4561	155-5605	305-0032	108-1274	109-0004	B15-0162	815-0164	815-0165	217-0015	1000 010
PRINTED 23-Jul-82	EFFECTIVITY DATE:	PARENT PART:	LEVEL	•0 •	0 -0	•0	•9 •	o <	•	-0 ·	• •	•	4	9	9 4	0 •0	• • •	- 0 ·	0 4	••	••	0 4	•	•	4	0 -0	• •	•0 •	0 •0	· •0	•	•0 •	0 4	0 -0	• •	•	۰,	r •	•	♥ (•	. •
																	-	4.		•																						

INTELLED SHIPE OF A TYPE ARC	ler-79 PAGE 5	LY QTY: 1	CLOSE DATE 8/N				09-May-82		17-May-82																					7	78-Aeu-40						24-Ann.02	
INACT FO.25% APPLE INACT F	BIL VERSION 29-Mar-79 1 L	ECN: U DATE:	ECN START CHO DATE	J-60		15-8-8	1 A035 18-Jan-82	9 6	19	. 0080 C057 17	. 0080 764 17	0080 764 17	0080 764 17-May	0080 764 17	0080 764 17	0080 764 1	449 1	449		_	545 877	559 18	0 0 0	352 18	9 9	9	9 9	9	9	18-Jen-82	18-Jan-82	9	482 19	COB6 26-Apr	18-Jan	2 :	19-Jan-81 18-Jan-82	10-1-01
INACT. FO.254K APPLE INACT. FO.254K APPLE ERC: B SRCE CODE: COMPONENT E PART DESCRIPTION ERC: B SRCE CODE: ERC:	М Ж	UM: EA	8 T 8 A P C Y P B L UM	RM P 1 P C P EA	EXXIPOPEA EXXIPOPEA				P 1 * P RL P 7 * P FT			140	14 d + + d 3		* * *		EX X 1 P C P EA	EX X 1 P C P EA	RM X 1 P C P EA	EX X 7 P C P EA	EXX TO BE PRO	RM P 1 A P EA		EX X 2 0 0 0 EA	EX X 7 P C P EA	* * * * * * * * * * * * * * * * * * *		EX X 1 P C P EA	EX X 1 C P EA		CX A 1 P A P			X + P EA	RM X 1 P C P EA		A A P EA	A * A P EA
COMPONENT FART: 610-8136 COMPONENT PART: 610-8136 805-0035 410-1206 825-0034 551-2209 550-0107 551-2209 551-2200 551-2209 820-0011 821-2209 830-0012 821-2209 830-0012 821-2209 830-0013 821-2209 830-0013 821-2209 830-0013 821-2209 830-0013 821-2209 830-0014 821-2209 830-0014 821-2209 830-0014 821-2209 830-0014 821-2209 830-0014 821-2209 830-0014 821-2209 830-0014 821-2209 830-0014 821-2209 830-0014 821-2209 830-0014 821-2209 830-0014 821-2209 830-0014 821-0003 821-0003 821-0003 821-0003 821-0003 821-0003 821-0003 821-0003 821-0003 821-0003	NOS	FO, 256K APPLE III	ART DESCRIPTION	HO R V O AR V ANN BOTT	SERIAL#, INT. DISK A3	CARRIAGE	POWER ST	RECPT 10	WAZ AWO BIRANDED W/PUC 10. HEAT SHRINK 3/8 ID U	BLACK, 22 AWS, 7 X 30	RED, 22 AMO, 7 X 3	DRANGE, 22 AMO, 7 X	VELLOW, 22 ANO, 7 X	BLUE, 22 ANO, 7 X 3	VIOLET, 22 AMO, 7 X	WHITE, 22 AMO, 7 X	UD. 1/4 TURN FASTENER	*	2	SIENER, RETAINING CLIP	SIDED	ASSIS, PAINTED A3	DIECAST CHASS	3145	_	TAPPING, 4 X 20	REAR CONNECTOR, A	M2.5 X 0.45 X 6MM PDZI	13.5 X . 6 X 10MM .	MODEL NA	SUPPLY, DEM ASTEC A3 (ASSV, 15" LQ, 26 C	FLAT 26 CONDUCTOR	REW, TAP P. H. C. R. M3. 5X. 6X10		AL CARD.	IC FOR 5V	SY, UNTST, A3 LUGIC FOR 5V RAM
	•		COMPONENT E	9 6	• •	∢ (.	< €	2 69	a		.	ee a	2 23	æ a	9 02	0.0	9 0		2 4	•	∢ ∪	a	 ₹	=	U U	, -	on a	a C	v	W ·	< <	C 20	**	∢ ፲	Ę 7	∢	ш

r-79 PAGE 6	-	-4	CLOSE S/N DATE S/N													•																				
BIL VERSION 29-Mar-79		ECN: A116 ASSEMBLY G!Y: DATE: 08-Jul-82	N START O DATE S/N	18-Jen-82 18-Jen-82	9	15-Jul-81	-	18-Jen-82	2 2		15-Jul-81	- -	19-Jan-82	-	3 15-Jul-81	18-Jen-82	-		-	18-Jan-82 15-Jul-81	_			2 E		2.0	2 15-Jul-81	22	7 18-Jan-82	2 8	50	7 18-Jen-82 2 15-Jul-81	19	2 15-Jul-81 7 10-lan-82	2 5	18-Jan
		PROD CODE: PLAN CODE: U DA	EXTENDED ECN GTY PER CHO	923	1 807	1 442	1 442	2 807	1 807	1 442	1 442	1 807	2 807	442	1 600	1 807	1 807	1 442	1 442	2 807	2 807	1 442	1 442	3 4 4 8 8 8 8 8	1 807	1 807	1 442	1 442	4 807	1 807	1 442	2 C 4 4 2 4 2 4 2 4 2 4 2 4 2 4 2 4 2 4	1 807	1 442	1 442	3 807
MPUTER SYSTEMS	8 OF AATE	UM: EA PROI * ABC: A PLA	PR B T B A P CD C V P B L UM	D * C EA	A T C P EA	RIPIPBPEA	RIPIPBPEA	A C P EA	A + C P EA	RIPIPBPEA		A C C C C C C C C C C C C C C C C C C C	A T C P EA	RIPIPBPEA	RIP IP BP EA	A + C P EA	A + C P EA	RIP 1 P B P EA A + C P EA	RIP IPBPEA		A # C P EA	RIP I P B P EA	RIP IP BPEA	A C P EA	Q (* * * * * * * * * * * * * * * * * * *	RIP 1 P B P EA	RIPIPBPEA	★ C P E A		RIP 1 P B P EA	A + C P EA	. d.	RIPIPBPEA	A C F EA	A + C P EA
	₩ - Z	:56K APPLE III IRCE CODE: A TYPE:		LOGIC BD A3/5V RAM	ITED & BURNED-IN		IESIED & BORNED-IN	TESTED & BURNED-IN	TESTED & BURNED-IN		TED & BURNED-IN	TED & BURNED-IN	ED & BURNED-IN		ED & BURNED-IN	TESTED & BURNED-IN	TED & BURNED-IN	TERTED & BIRNED-IN	,	TESTED & BURNED-IN	TED & BURNED-IN	TERTER & BIRDNED-IN	,	STED & BURNED-IN	STED & BURNED-IN	STED & BURNED-IN	•	SIED & BORNED-IN	STED & BURNED-IN	STED & BURNED-IN		STED & BURNED-IN	ESTED & BURNED-IN	•	ESTED & BURNED-IN	STED & BURNED-IN
! :	z 	INACT. FG. 22 ERC: B B	E PART DESCRIPTION	Z	74LS11, TE8	74L611	74LB125,	74LB00.	74L500N	74LB02N	74LB04, TEB 741 804	74L805, TE8	74LS05 74LS08 TEST	741808	A IC, 74810, TEST A IC, 74810	ò	74L821, TE8	74L621 741 632.	74L632	74.851,	74LS74, TEE	741.874	74L886	74L9138, TE 74L5138	26. TE	74LB126 74LB153, TE	74L8153	A IC, /4L815/, IE A IC, 74L8157	74LS161, TE	A IC, 74L8161 A IC, 74L8174, TE	74LS174	A 1C, 74LS139, TE	74LS244, TI	74LS244	A IC. 74LS251, TE	74152
	TE: ALL	PARENT PART: 610-8156	COMPONENT PART NUMBER	050-0047	306-0011	305-0011	306-0123	0000-906	0000-90E	302-000	306-0004	306-0005	305-0005	302-008	308-0010	306-0020	308-0021	305-0021	305-0032	306-0051	306-0074	305-0074	302-0086	306-0138	306-0126	305-0126	305-0153	305-0157	306-0161	305-0161	305-0174	306-0139	306-0244	305-0244	306-0251	306-0257
	Ξ	Z W	LEVEL				4			•	4		•	•	4		a	•	•		D	•	•	4	, _E	٠	9	۰ م	en.	۰,	9	ກ່	م ه	9	۰ م	ະຄ

BIL VERSION 29-Mar-79 PAGE 7		A116 ASSEMBLY GTY: 1 08-Jul-82	TART CLOSE 8/N DATE 8/N	-82	-81	-81	7	-81 -82	-01		-82	-81	-81	-82	-81 -63	18-	-82	-82	191		-82	-81 -82	-91	-82	-82	191	82	-82	190	-81	-82	191		.82	-81	18.	91	692
BIL VE		ECN: A11 DATE: 08-	N START	81	15-Jul-81		18-Jen-82		-	18-Jen-82 3 15-Jul-81	-	 •	3 15-Jul-81	-	3 13-Jul-81 19-1-0-0-0-0-0-0-0-0-0-0-0-0-0-0-0-0-0-0			-		10-Aug-81		3 13-Jul-81 8 18-Jan-82	G	18-Jen-82 10-Aug-81			18-Jan-82		31-Aug-81	31-Aug-81			10-Aug-81		20-741	18-701-81 18-7-81	10-Aug-81	18-Jan-
	J	>	EXTENDED ECN OTY PER CHO	1 807	442	1 442	6 807	2 442 807	2 442	208 E E	2 . 807	200	1000	4 807	4 C063	1 000	1 807	4 807	900	1 449	1 607	1. C06.	1 458	1 831	1 831	1 449	1 831 1 532	2 877	2 449	1 736	1 831		3 449		3 C063		1 449	1 831
PERSONAL COMPUTER SYSTEMS	. 8 OF MATERIA	UM: EA PROD CODE: * ABC: A PLAN CODE:	PR B T S A P EX CD C V P B L UM GT	A C P EA		RIP IP BPEA	A C D EA		AIP 1 P B P EA		A * C P EA	RIP IP BPEA	RIPIPBPEA	A + C P EA	RIP IP B P EA	RIPIPBPEA	A + C P EA	A C P EA	RIPIPBPEA	RL P 1 P C P EA	A C D EA		RIP 1 P C P EA		A + C P EA	RL P 1 P C P EA	RLP 1 P C P EA	A + C P EA	KL F 1 P B P EA	P + C P EA	A + C	AT D T B D EA	RIPIPOPEA	A + C P EA	RIP BPEA		RIPIPCPEA	
	INDENTED BILL	INACT. FO. 256K APPLE III ERC: B SRCE CODE: A TYPE:	E PART DESCRIPTION	A IC, 74LS283, TESTED & BURNED-IN		74L8323	A IC, 74L6374, TESTED & BURNED-IN	A IC. 74L8399, TESTED & BURNED-IN	A IC, 74L6399	74874		A IC, 74586 A IC, 745151, TESTED & BURNED-IN	748151	74815		748175	A IC, 748195, TEBTED & BURNED-IN A IC, 748195 OR 93500	748257, TE	ວຸ ຕ	ROM, VIDEO CONTRO	A IC, 74166, TESTED & BURNED-IN	_	IC/HICROPROCESSOR 65028 3MHz	O IC, LM380 AUDIO POWER AMPLIFIER	IC ROM SYNCHROM	O ROM, SYNCHROM	ROM, BOOT		-	C. COMM. 1/F	1C 8304B 8-BIT 1	O IC, 83048 8-BIT TRI-STATE A IC 556 DUAL TIMER TERTERIEN-IN	IC. 556 DUAL TIME	2	A 10, 74034	1C 1488 GUAD L	1488 GUAD LINE DRIVER	0 IC, 9708 6-CH 8-BIT A TO D
PRINTED 23-Jul-8213:32	EFFECTIVITY DATE: ALL	PARENT PART: 610-8156	COMPONENT PART NUMBER	306-0283	935	305-0323	305-03/4	306-0399	303-0399	307-0074	308-0086	308-0151	307-0151	308-0153	308-0179	307-0175	308-0195 307-0195	308-0257	307-0257 342-0032	341-0032	302-0166	369-6502	368-6502	353-0380	342-0030	341-0030	341-0031	338-6522	338-000	337-0002	316-8304	330-0536	329-0556	302-9334	301-0259	360-1488	359-1488	355-9708
PRINTED	EFFECTI	PAREN'	LEVEL	n ⁴	, P	•	n ≺	, v	· •	, •	en `	ຶທ	•	en 1	g ev	• ,	u 4	'n.	າ ຄ	•	n d	'n	•	, •	ن رو	o .r.	•	w ₄	'n	۰,	5 0 1	° •	•	"	0 •0	10	•0 #	, ~

The control of the		EFFECTIV			LENWARE KWITCHEN OF DIENS		•		BIL VERBIUN 29-HAF-/9 PAGE 8
Comparison Com	-			DENTED BIL	80 F	Œ			
Company Comp	2	PARENT		FO. 256K APPLE III BRCE CODE: A					EMBLY GTY: 1
9 372-300		LEVEL	COMPONENT PART NUMBER		8 T 8 A C Y P B L	•			CLOSE DATE
112-0002		۰,	339-1489	IC. 1489 LINE RECEIVER	RIPIPCPE		-	-Aug-81	
111-0023 A RESISTENT ARRY, SIP 7 RES. RECKAL RY P P P P P P P P P P P P P P P P P P) 8 0	111-0003	IKANSISTOR, MPN SM. LAMP. 2N3904 RES ABBAY DIA COMMEDIED 7 DEC D		4	—	7	
153-7901 A CAP. 10F +80-00x ZSU/YSU SOV RP P1 PC PE		8 0 (111-0025	RESISTOR ARRAY, SIP 7 RES. SPECI		· ·	-	8-Jan-82	
3 342 -0028		80 8	135-9101	CAP 1uF +80-20% 25U/Y5V 54	RP P 1 P C P E	· 7		9-Jen-82	
232-0023		n w	342-000	CHOKE, 27 JH 10%	RP P 1 P B P E	 	_	9-Jan-82	
7 3324-0041 A PRIOR 748471 TITE TOWN THE TOWN TH		, •	341-0028	IC. PRUM, SIAIR I	# C O C O C O C O C O C O C O C O C O C	- -	-	8-Jen-82	
9 334-2003 A 16 1024 X 4 874TC RAW 214 BN 1N R. A 5 0 CP EA 2 449 9 303-0133 A 16. 7448133 TEBTED & BURNED-IN R. A 5 0 CP EA 2 449 9 303-0133 A 16. 7448133 TEBTED & BURNED-IN R. A 5 0 CP EA 2 444 9 101-4104 A RES 1.744 SX 100K OH RP P P P P P P P P P P P P P P P P P P		7	335-0471	PROM, 748471		 5.5	-	0-Aug-81	
5 304-2114 0 1C, 1244 X 4 BTATIC RNA 2114 RL P 1 P C P EA 2 445 5 305-0133 A 1C, 74L8133 TESTED & BURNED-IN R P 1 P C P EA 2 445 5 305-0133 A 1C, 74L8133 TESTED & BURNED-IN R P 1 P C P EA 2 445 5 101-4104 A REB 1444 9X 1,1K OPH RP 1 P C P EA 3 425 5 101-4104 A REB 1444 9X 1,00P OPH RP 1 P C P EA 3 425 5 101-4102 A REB 1444 9X 100P OPH RP 1 P C P EA 3 425 5 101-4102 A REB 1444 9X 10P OPH RP 1 P C P EA 3 425 5 101-422 A REB 1444 9X 10P OPH RP 1 P C P EA 1 425 5 101-423 A REB 1444 9X 10P OPH RP 1 P C P EA 1 425 5 101-423 A REB 1444 9X 10P OPH RP 1 P C P EA 1 425 5 101-423 A REB 1444 9X 10P OPH RP 1 P C P EA 1 425 5 101-433 A REB 1444 9X 10P OPH RP 1 P C P EA 1 425 5 101-433 A REB 1444 9X 10P OPH RP 1 P C P EA 1 425 5 101-433 A REB 1444 9X 470C DH RP 1 P C P EA 1 425 5 101-433 A REB 1444 9X 470C DH RP 1 P C P EA 1 425 5 101-433 A REB 1444 9X 470C DH RP 1 P C P EA 1 425 5 101-433 A REB 1444 9X 470C DH RP 1 P C P EA 1 425 5 101-433 A REB 1444 9X 470C DH RP 1 P C P EA 1 425 5 101-433 A REB 1444 9X 470C DH RP 1 P C P EA 1 425 5 101-433 A REB 1444 9X 470C DH RP 1 P C P EA 1 425 5 101-433 A REB 1444 9X 470C DH RP 1 P C P EA 1 425 5 101-433 A REB 1444 9X 470C DH RP 1 P C P EA 1 425 5 101-433 A REB 1444 9X 470C DH RP 1 P C P EA 1 425 5 101-433 A REB 1444 9X 470C DH RP 1 P C P EA 1 425 5 101-433 A REB 1444 9X 470C DH RP 1 P C P EA 1 425 5 101-433 A REB 1444 9X 470C DH RP 1 P C P EA 1 425 5 101-433 A REB 1444 9X 470C DH RP 1 P C P EA 1 425 5 101-433 A REB 1449 9X 470C DH RP 1 P C P EA 1 425 5 101-433 A REB 1444 9X 470C DH RP 1 P C P EA 1 425 5 101-433 A REB 1444 9X 470C DH RP 1 P C P EA 1 425 5 101-430 A CUNN. 20 PIN MEADER 20 PIN RP 1 P C P EA 1 425 5 101-401 A CUNNECTER. P PIN D RP 1 P C P EA 1 425 5 101-401 C SOCKET. IC 10 PIN RP P 1 P C P EA 1 779 5 101-401 C SOCKET. IC 12 PIN RP P 1 P C P EA 1 779 5 101-401 C SOCKET. IC 20 PIN RP P 1 P C P EA 1 779 5 101-401 C SOCKET. IC 20 PIN RP P 1 P C P EA 1 779 5 101-401 C SOCKET. IC 20 PIN RP P 1 P C P EA 1 779 5 101-401 C SOCKET. IC 20 PIN RP P 1 P C P EA 1 779 5 101-401 C SOCKET		so '	334-0005	IC 1024 X 4 STATIC RAM TET & BRN	_	- n	_	3- tan-00	
302-0133		۰,	334-2114	IC. 1024 X 4 STATIC RAM 2114	RLP 1 P C P E	i (1)	_	1-Aun-81	
101-4102		, ⁴	304-0133	IC. 74L8133, TESTED & BURNED	A C P E	™	11 /08	9-Jan-82	
101-4112 A RES. 1/44 57 11 (OPF) 101-4104 A RES. 1/44 57 11 (OPF) 101-4104 A RES. 1/44 57 100 CDH 101-4102 A RES. 1/44 57 100 CDH 101-4102 A RES. 1/44 57 100 CDH 101-4202 A CRES. 1/44 57 100 CDH 101-4203 A RES. 1/44 57 100 CDH 101-4203 A RES. 1/44 57 100 CDH 101-4303 A RES. 1/44 57 100 CDH 101-4303 A RES. 1/44 57 100 CDH 101-4303 A RES. 1/44 57 100 CDH 101-4304 A RES. 1/44 57 10 CDH 101-4305 A RES. 1/44 57 10 CDH 101-4306 A RES.		'n	820-0043	PCB. MAIN 1 OOTC BD 40		ດ	442	5-Ju1-81	
126-5101		'n	101-4112	RES, 1/4W 5% 1, 1% OHM		- c	- •	8-Jen-82	
102-102		មា	101-4104	1/4W 5X 100	RP P P C P F	¥ €	٠,		
101-4102		n II	126-5102	CAP, 10uF 1	RP P 1 P C P E	· A	•	3-7en-82	
126-4102 0 CAP, 10F 30, N UNT NP P 1 P C P EA 15 426	1.4	מור	101-4102	Z	RIPIPCPE	-	-	9-Jen-82	
3 101-422	,	'n	126-4102	CAP. 10F 30		e c	-	8-Jen-82	
131-2401 0 CAP, 20pF 3X NPO 50V 131-3403 A REB 1/44 5X 3.3 NPO 50V 101-4336 A REB 1/44 5X 3.3 NPO 60V 101-4302 A REB 1/44 5X 3.3 NPO 60V 101-4302 A REB 1/44 5X 3.4 NPO 10V 101-4470 A REB 1/44 5X 470K DHM 101-4470 A REB 1/44 5X 470K DHM 101-4473 A REB 1/4	,	10 1	101-4225	REB 1/4W 5% 2.2	RPPLPCPR	3 -		81.180-182 31.180-182	
101-4335		n w	131-5401	CAP. 20pF 5% NPO 50V	RP P 1 P C P		•	3-Cen-82	
197-0004 O CRVSTAL, TUNING FORK 32.768 KH1 RP P1 P C P EA 1 449 18 101-4302 A RES 1/44 5% 3K OHH RP P1 P C P EA 3 426 18 420 101-4470 A RES 1/44 5% 470K CH4 RP P1 P C P EA 3 426 18 426 18 101-4473 A RES 1/44 5% 470K CH4 RP P1 P C P EA 3 426 18 101-4473 A RES 1/44 5% 470K CH4 RP P1 P C P EA 2 426 18 195-0053 AB CONN. STRAIGHT HEADER 2 PIN RP P1 P C P EA 2 426 18 371-4148 A DIDDE, IN4148 RP P1 P C P EA 3 771-4148 A DIDDE, IN4148 RP P1 P C P EA 3 771-4148 A DIDDE, IN4148 RP P1 P C P EA 3 771-4148 A DIDDE, IN4148 RP P1 P C P EA 3 771-4148 A DIDDE, IN4148 RP P1 P C P EA 3 771-418 A DIDE, IN4148 RP P1 P C P EA 3 771-418 A DIDDE, IN4148 RP P1 P C P EA) (0	101-4335	BES 1/41 47 2 2 MES CALL	RP P 1 P C P	a:	***	3-Jen-82	
101-4302 A RES 1/44 5X 3K OHH 101-477 A RES 1/44 5X 470 CHH 101-477 A RES 1/44 5X 470 CHH 101-473 A DIDDE, INA14B 101-473 A CONN. IS PIN D 101-603 A CONNECTOR, PIN D 101-603 A CONN. IS PIN D RT ANOL (HON) NTT 333-15 RP PI P C P EA 101-603 A CONN. 26 PIN HEADER 29 PIN 101-601 A CONN. 26 PIN HEADER W/MTQ EARB 101-601 A CONN. 26 PIN HEADER W/MTQ EARB 101-601 C SOCKET, IC 14 PIN 101-601 C SOCKET, IC 20 PIN 101-201 C SOCKET, IC 28 PIN 101-201 C SOCKET, IC 29 PIN 101-201 C SOCKET, IC 20		'n	197-0004	CRYSTAL, TUNING		n -	.	9-Jen-82	
101—4470 A REB 1/4W 3% 47 OH4 A REB 1/4W 5% 470K OH4 A REB 1/4W 5% 470K OH4 A REB 1/4W 5% 470K OH4 B CONN. BTRAIOHT HEADER 2 PIN B CONN. B CO		en i	101-4302	RES 1/4W 5% 3K 0		- r		4-Jan-62	•
101-4774 A REB 1/4W 3X 4700 CHM 101-4774 A DIODE, 1N414B 371-414B A DIODE, 1N414B A DIODE, 1N414B A CONN. 15 PIN D RT ANOLE PC HOUNT 15 PIN D RT ANOLE PC HOUNT 15 PIN D RT ANOLE PC HOUNT 15 PIN D RT ANOLE PC PEA 2 467 15 519-0001 A JACK, PHONE 17 PIN RC P 1 P C P EA 1 725 17 PIN P 1 P C P EA 1 725 18 PIN P 1 P C P EA 1 725 18 PIN P 1 P C P EA 1 725 18 PIN P 1 P C P EA 1 725 18 PIN P 1 P C P EA 1 725 18 PIN P 1 P C P EA 1 725 18 PIN P 1 P C P EA 1 725 18 PIN P 1 P C P EA 1 725 18 PIN P 1 P C P EA 1 725 18 PIN P 1 P C P EA 1 725 18 PIN P 1 P C P EA 1 725 18 PIN P 1 P C P EA 1 725 18 PIN P 1 P C P EA 1 725 18 PIN P 1 P C P EA 1 725 18 PIN P 1 P C P EA 1 725 19 PIN P 1 P C P EA 1 725 11 PIN		iń i	101-4470	1/4W 5% 47 (RPPIPCPE		-	3-Jan-82	
STATEST STAT		ń en	101-4474	1/4W 5% 470	PIPCP	-	-	3-7en-82	
371–4148 A DIODE, 1N4148 C DIODE, 1N4148 O CONNECTOR, 9 PIN D RT ANOLE PC MOUNT RC P 1 C P EA 2 467 1599-0001 A JACK, PHONO RT ANO (MON) NTT 333–15 RP P 1 P C P EA 2 725 159-0001 A JACK, PHONO RT ANO (MON) NTT 333–15 RP P 1 P C P EA 1 724 1599-0010 O CONNECTOR, PHONE MYO MTO EARS RC P 1 P C P EA 2 523 159-0016 A CONN, 26 PIN HEADER W/O MTO EARS RC P 1 P C P EA 2 523 159-0017 A CONN, 26 PIN HEADER W/MTO EARS RC P 1 P C P EA 2 523 159-0017 A CONN, 26 PIN HEADER W/MTO EARS RC P 1 P C P EA 2 523 159-0018 LED, RED RC P 1 P C P EA 1 523 159-0018 LED, RED RC P IN P P P C P EA 1 523 159-0018 LED, RED RC P IN P P P C P EA 1 500-0018 LED, RED RC P IN P P P C P EA 1 500-0018 LED, RED RC P IN P P P C P EA 1 500-0018 LED, RED RC P IN RP P I P C P EA 30 799 151-2401 C SOCKET, IC 18 PIN RP P I P C P EA 30 799 151-2401 C SOCKET, IC 24 PIN RP P I P C P EA 30 799 151-2401 C SOCKET, IC 28 PIN RP P I P C P EA 30 799 151-2401 C SOCKET, IC 28 PIN RP P I P C P EA 30 799 151-2401 C SOCKET, IC 28 PIN RP P I P C P EA 30 799 151-2401 C SOCKET, IC 28 PIN RP P I P C P EA 30 799 151-2401 C SOCKET, IC 28 PIN RP P I P C P EA 30 799 151-2401 C SOCKET, IC 28 PIN RP P I P C P EA 30 799 151-2401 C SOCKET, IC 28 PIN RP P I P C P EA 30 799 151-2401 C SOCKET, IC 28 PIN RP P I P C P EA 30 799 151-2401 C SOCKET, IC 28 PIN RP P I P C P EA 30 799 151-2401 C SOCKET, IC 28 PIN RP P I P C P EA 30 799 151-2401 C SOCKET, IC 28 PIN RP P I P C P EA 30 799 151-2401 C SOCKET, IC 28 PIN RP P I P C P EA 30 799 151-2401 C SOCKET, IC 28 PIN RP P I P C P EA 30 799 151-2401 C SOCKET, IC 28 PIN RP P I P C P EA 30 799 151-2401 C SOCKET, IC 28 PIN RP P I P C P EA 30 799 151-2401 C SOCKET, IC 28 PIN RP P I P C P EA 30 799 151-2401 C SOCKET, IC 28 PIN RP P I P C P EA 30 799 151-2401 C SOCKET, IC 28 PIN RP P I P C P EA 30 799 151-2401 C SOCKET, IC 28 PIN RP P I P C P EA 30 799 151-2401 C SOCKET, IC 29 PIN RP P I P C P EA 30 799 151-2401 C SOCKET, IC 29 PIN RP P I P C P EA 30 799 151-2401 C SOCKET, IC 29 PIN RP P I P C P EA 30 799 151-2401 C SOCKET, IC 29 PIN RP P I P C P EA) I D	515-0053	KES 1/4W 5% 47% DHM CONN. STRAIGHT MEANER 5	P 1 0 0	a ·	-	3-Jan-82	
Signature Convector, 9 pin decision Signature Convector, 9 pin decision Convector, 10 pin decision		ın.	371-4148	DIODE, 1N4148		·	٠ -	9-7en-82	
519-0038 A CUNN. 15 PIN D RT ANGLE PC MOUNT RC P 1 C P EA 1 725 1519-0001 A JACK, PHONG RT ANG (MON) NTT 333-15 RP P 1 P C P EA 1 784 1519-0002 0 JACK, PHONG RT ANG (MON) NTT 333-15 RP P 1 P C P EA 1 784 1519-0014 O CONNECTOR, PHONE EARB RC P 1 P C P EA 2 467 16 169-0017 A CONN. 26 PIN HEADER W/MTG EARB RC P 1 P C P EA 2 523 159-0016 A CONNECTOR, 25 PIN D RC P 1 P C P EA 2 523 159-0018 C CONNECTOR, 25 PIN D RP P 1 P C P EA 1 523 151-1401 C SOCKET, IC 14 PIN RP P 1 P C P EA 30 799 151-1401 C SOCKET, IC 18 PIN RP P 1 P C P EA 30 799 151-1401 C SOCKET, IC 24 PIN RP P 1 P C P EA 30 799 151-2401 C SOCKET, IC 24 PIN RP P 1 P C P EA 30 799 151-2401 C SOCKET, IC 24 PIN RP P 1 P C P EA 30 799 151-2401 C SOCKET, IC 28 PIN RP P 1 P C P EA 30 799 1		ın (519-0011	CONNECTOR, 9 P.I.		o 0			
515-0001 515-0002 515-0002 515-0002 515-0002 515-0003 515		n u	519-0038	CONN 15 PIN D RT	RC P 1 C P	·	•	3-Jan-82	
STATE STAT		n un	\$15-0001 \$15-0003	JACK, PHONG RT AND	RP P 1 P C P	-	-	3-Jen-82	
519-0016 A CONN. 26 PIN HEADER W/O MTO EARB RC P 1 P C P EA 2 523 1 519-0017 A CONN. 26 PIN HEADER W/MTO EARB RC P 1 P C P EA 2 523 1 519-0017 A CONNECTOR, 25 PIN D RC P 1 P C P EA 1 523 1 519-0018 O CONNECTOR, 25 PIN D RC P 1 P C P EA 1 677 1 511-1401 C SOCKET, IC 14 PIN RP P 1 P C P EA 36 799 11 511-1401 C SOCKET, IC 18 PIN RP P 1 P C P EA 36 799 11 511-2401 C SOCKET, IC 24 PIN RP P 1 P C P EA 36 799 11 511-2401 C SOCKET, IC 28 PIN RP P 1 P C P EA 37 799 11 511-2401 C SOCKET, IC 28 PIN RP P 1 P C P EA 37 799 11 511-2401 C SOCKET, IC 28 PIN RP P 1 P C P EA 37 799 11 511-2401 C SOCKET, IC 28 PIN RP P 1 P C P EA 37 799 11 511-2401 C SOCKET, IC 28 PIN RP P 1 P C P EA 37 799 11 511-2401 C SOCKET, IC 28 PIN RP P 1 P C P EA 37 799 11 511-2401 C SOCKET, IC 28 PIN RP P 1 P C P EA 37 799 11		an an	519-0014	CONNECTOR. MEANER	RP P L P C P E	-	~	3-Jen-82	
199-0017 A CONN, 26 PIN HEADER W/HTG EARB RC 1 P C EA 1 523 18 195-5102 A COIL, 10044 RADIAL P + B EA 2 DC44 18 519-0018 D CONNECTOR, 25 PIN D		'n	519-0016	CONN, 26 PIN HEADER 11/0		N (-	3-Jen-82	
195-5102 A COIL, 10UH RADIAL 195-5102 A COIL, 10UH RADIAL 196-5018 O CONNECTOR, 25 PIN D 197-0018 LED, RED 511-1401 C SOCKET, IC 14 PIN 511-1401 C SOCKET, IC 16 PIN 511-1401 C SOCKET, IC 24 PIN 511-2401 C SOCKET, IC 28 PIN 511-2401 C SOCKET, IC 28 PIN 511-2401 C SOCKET, IC 28 PIN 511-4001 C SOCKET, IC 28 PIN 779 11		ın ı	219-0017	CONN, 26 PIN HEADER W/HT		v -		2-040-EZ	
311–1401 C SOCKET, IC 14 PIN RP P1 P C P EA 1 467 1 511–1401 C SOCKET, IC 14 PIN RP P1 P C P EA 30 799 1 511–1401 C SOCKET, IC 18 PIN RP P1 P C P EA 36 799 1 511–2401 C SOCKET, IC 20 PIN RP P1 P C P EA 36 799 1 511–2401 C SOCKET, IC 24 PIN RP P1 P C P EA 11 799 1 511–2401 C SOCKET, IC 28 PIN RP P1 P C P EA 11 799 1 511–2401 C SOCKET, IC 28 PIN RP P1 P C P EA 1 799 1 6 511–2401 C SOCKET, IC 29 PIN RP P1 P C P EA 1 799 1 6 511–4001 C SOCKET, IC 29 PIN RP P1 P C P EA 1 799 1 6 511–4001 C SOCKET, IC 40 PIN RP P1 P C P EA 1 799 1 6 5		n er	155-5102	COIL, 100H RADIAL	а в • а	. W	-	1-Jen-82	
511-1401 C SOCKET, IC 14 PIN RP P 1 P C P EA 30 799 15 C BCKET, IC 14 PIN RP P 1 P C P EA 30 799 15 C BCKET, IC 18 PIN RP P 1 P C P EA 36 799 15 C BCKET, IC 20 PIN RP P 1 P C P EA 9 799 15 C BCKET, IC 20 PIN RP P 1 P C P EA 11 799 15 C BCKET, IC 24 PIN RP P 1 P C P EA 4 799 15 C BCKET, IC 28 PIN RP P 1 P C P EA 4 799 15 C BCKET, IC 28 PIN RP P 1 P C P EA 4 799 15 C BCKET, IC 40 PIN RP P 1 P C P EA 4 799 15 C BCKET, IC 40 PIN RP P 1 P C P EA 4 799 15 C BCKET, IC 40 PIN RP P 1 P C P EA 4 799 15 C P EA 1 799) 4 7	378-0018	CONNECTOR, 25 PIN	P 1 P C P	~	_	3-Jan-82	
511-1601 C SOCKET, IC 16 PIN RP P 1 P C P EA 36 799 18 511-1601 C SOCKET, IC 18 PIN RP P 1 P C P EA 36 799 18 511-2001 C SOCKET, IC 20 PIN RP P 1 P C P EA 9 799 18 511-2001 C SOCKET, IC 24 PIN RP P 1 P C P EA 4 799 18 511-2001 C SOCKET, IC 28 PIN RP P 1 P C P EA 4 799 18 511-2001 C SOCKET, IC 40 PIN RP P 1 P C P EA 4 799 18 511-2001 C SOCKET, IC 40 PIN RP P 1 P C P EA 4 799 18 531-0056 A IC PROM, CASB65.1 WITH BURN-IN A C C P EA 1 831 18		'n	511-1401	SOCKET, TO 14 BT	P 1 P C P		•	1-Jan-82	
511–1801 C 50CKET, IC 18 PIN RP 1 F C F EA 9 799 18 511–2001 C 50CKET, IC 20 PIN RP P 1 P C P EA 11 799 18 511–2401 C 50CKET, IC 24 PIN RP P 1 P C P EA 1 799 18 511–2401 C 50CKET, IC 28 PIN RP P 1 P C P EA 1 799 18 511–4001 C 50CKET, IC 40 PIN RP P 1 P C P EA 1 799 18 511–4001 C 50CKET, IC 40 PIN RP P 1 P C P EA 1 799 18 5342–0056 A IC PROM. CASB65. I WITH BURN-IN A # C P EA 1 831 18		ະກ	511-1601	SOCKET, 1C 16 PT			-	3Jan-82	
511–2001 C SOCKET, IC 20 PIN RP P I P C P EA 11 799 18 511–2401 C SOCKET, IC 24 PIN FP P I P C P EA 4 799 18 511–2801 C SOCKET, IC 28 PIN FP P I P C P EA 1 799 18 511–4001 C SOCKET, IC 40 PIN FP P I P C P EA 4 799 18 542–4005 A IC PROM, CASB65, I WITH BURN-IN FA C P EA 1 831 18		I D	511-1801	SOCKET, IC 18 PI					
511-2401 C SDCKET, IC 24 PIN RP I P C P EA 4 799 18 511-2801 C SDCKET, IC 28 PIN RP I P C P EA 1 799 18 511-4001 C SDCKET, IC 40 PIN RP I P C P EA 4 799 18 342-0056 A IC PROM, CASB65. I WITH BURN-IN A C P EA 1 831 18		ın ı	511-2001	SOCKET, 1C 20 P1	RPPIPCPE		-	1-Jan-82	
C SOCKET, IC 28 PIN RP P 1 P C P EA 1 799 18 C SOCKET, IC 40 PIN RP P 1 P C P EA 4 799 18 A IC. PROM. CASBLES 1 WITH BURN-IN A # C P EA 1 831 18		n w	511-2401	SOCKET, 1C 24 PI	RPPIPCPE	*	-	1-Jan-82	
-0036 A IC PROM. CASES. I WITH BURN-IN A # C P EA 1 831 18-Jan-) III	311-2801 311-4001	SOCKET, IC 28 PI	RP P 1 P C P E.	-	_	1-Jan-82	
- Land - Bill Bill Bill Bill Bill Bill Bill Bi		ı ın	342-0036	SUCKET, IC 40 PIN	RPPLPCPE	♥ .	-	-uen-	
				T. CO. C.		-		-487-	

PAGE 9		0TV: 1	CLOSE 0/N (//			<u>~~</u>				J1		411	<u> </u>	•	•	· '\	<u> </u>																			-			
BIL VERSION 29-Mar-79		ECN: A116 ASSEMBLY G1 DATE: 08-Jul-82	ECN START CHO DATE 8/N DA	SARA 27-0ct-80	22	BARA	831 18-Jan-62 449 10-Aug-81	_	831 18-Jan-82 440 10-Amerika		831 18-Jan-82	503 10-Aug-81 2484 27-044-60	-	877 18-Jan-82	307 18-Jan-82 142 15-Jul-81		C103 24-May-82	126 18-Jan-82		426 18-Jan-62 426 18-Jan-82	-	442 18-Jan-82 007 48-Jan-82	442 15-Jul-81		426 18-Jan-82 426 18-Jan-82	_	426 18-Jan-82 424 (8-Jan-82	-	-	426 18-Jan-82 426 18-Jan-82			463 18-38n-82 799 18-38n-82		9 9	æ :	420 18-Jan-82	18-Jan-	426 18-Jan-82
	RIAL	PROD CODE: PLAN CODE: U	EXTENDED QTY PER		• ••	⊶ .	-	. =			-		• 🗢	-			*	v •		7 0			• •••	-	→ 01		n n			~ ი				· m		.	→ 0	ı	ന
PERSONAL COMPUTER BYSTEMS	8 OF MATE	UM: EA ABC: A	PRSTSAP CDCYPBLUM	RLP 1 P B P EA	RL A 1 P C P EA	RL P 1 P B P EA		- A - B - A - A - A - A - A - A - A - A	A + C P EA	ALP 1 P B P EA	₩ .	RL A 1 P C P EA	RP P 1 P C P EA	P + C P EA	A + C P EA	RPPIPCPEA	* * * * * * * * * * * * * * * * * * *		RP P 1 P C P EA		RP P 1 P C P EA	RC P 1 P C P EA	RIPIPBPEA	RP P. 1 P C P EA	RP P 1 P C P EA	RP P 1 P C P EA	RP P 1 P C P EA	RP P 1 P C P EA	RP P I P C P EA		. d.	P 1 P C		RP P 1 P C P EA	RP P 1 P C P EA	RP P 1 P C P EA		RP P 1 P C P EA	RP P 1 P C P EA
PERSONAL COM	INDENTED BILL	INACT. FO, 256K APPLE III ERC: B GRCE CODE: A TYPE: *	E PART DEBCRIPTION	O PROM, 1024 X 4 UNPROGRAMMED	; 4	PROM. 1024 X 4	A IC. PROM. U176.2 WITH BURN-IN	PROM, 1024 X 4 UNPRI	IC. PROM, U180 M	O PROM, 1024 X 4 UNPROGRAMMED	IC. PROM, U175-	IC. PROM U175-6	D CONNECTOR, EDGE 25/50 PIN (NO TABB)	HEADER, RIGHT AN	A IC, 74LS260, TESTED & BURNED-IN	0 CAP. 10sF 10% NPO 50V	220UF 16V	O CHUNE, 100H 10%	TRANSISTOR, PNP SW.	A RES 1/4W 5% 75 OHF A DEG 1/4W 5% 1 5% OHM	RS 1/4W 5% 6. BK		IC, 74L8132	DICODE, 1NS712	O RES ARRAY 7 X 330 DHM O RES ARRAY 9 X 3 3X DHM	RES 1/4W 5% 3	RES 1/4W 5% 100	2 E S	RES 1/4W 5% 15W	E S	RES, 1/4W 5% 300	RES 1/4W 5% 470 C		CAP, 100oF 20%	RES, 1/4W 5% 180 OF	CAP, 010F 10% 100V	A REG 1/4W 5% 1.2 MEG UHM B CAB 000.6 00% VEG 05U	CAP, VAR CERAMIC TRI	RES ARRAY 5 X 1
PRINTED 23-Jul-82 13:34	EFFECTIVITY DATE: ALL	PARENT PART: 610-8156	COMPONENT L PART NUMBER	7 335-0003	9		,	7 335-0003		6 341-0046 7 335-0003	342-0055	6 341-0055		515-0103	306-0260	131-050	126-6404	151-5101	372-3906	101-4750	101-4682	519-0032	305-0132	375-0005	111-0018	101-4330	101-4101	101-4472	101		101-4103				-	119	101-4129		-
ZI ZI	EFFE	₹ L	LEVE	•	n `		in `		ľ		ın	-	er.	, RU	n		ולשו	יט יני	חור	en e	າ ຢ ົ	SO I	ה ⁻	I O	in ir	n a th	ומו	חשים	חוו	en u	n en	מוי	en s	n u n	, NO	en i	ហ ម	י וני	w)

1 VERSION 29-Har-79 PAGE 1 VERSION 29-HAR-79 1 VERSION 29-HA	01		Арр	Ie ///	/ Computer Information • Apple /// Level 2 Service Reference Manual	
EEN 22-JUI-02 13:34 EENCI TO N TE D B I L L B D F N T E R I A L COMPODENT E PART DESCRIPTION COMPODENT E PART DESCRIPTION COMPODENT NAMERS RANGE CODE: A TYPE: A PL N COTY PER CODE: U DATA NAMERS RANGE CODE: A TYPE: A PL N COTY PER CODE: U DATA NAMERS RANGE CODE: A TYPE: A PL N COTY PER CODE: U DATA NAMERS RANGE CODE: A TYPE: A PL N COTY PER CODE: U DATA NAMERS RANGE CODE: A TYPE: A PL N COTY PER CODE: U DATA NAMERS RANGE CODE: A TYPE: A PL N COTY PER CODE: U DATA NAMERS RANGE CODE: A TYPE: A PL N COTY PER CODE: U DATA NAMERS RANGE CODE: A TYPE: A PL N COTY PER CODE: U DATA NAMERS RANGE CODE: A TYPE: A PL N COTY PER CODE: U DATA NAMERS RANGE CODE: A TYPE: A PL N COTY PER CODE: U DATA NAMERS RANGE CODE: A TYPE: A PL N COTY PER CODE: U DATA NAMERS RANGE CODE: A TYPE: A PL N COTY PER CODE: U DATA NAMERS RANGE CODE: A TYPE: A PL N COTY PER CODE: U DATA NAMERS RANGE CODE: A TYPE: A PL N COTY PER CODE: U DATA NAMERS RANGE CODE: A TYPE: A PL N COTY PER CODE: U DATA NAMERS RANGE CODE: A TYPE: A PL N COTY PER CODE: U DATA NAMERS RANGE CODE: A TYPE: A PL N COTY PER CODE: U DATA NAMERS RANGE CODE: A TYPE: A TYPE: A PL N COTY PER CODE: U DATA NAMERS RANGE CODE: A TYPE: A TYPE: A PL N COTY PER CODE: U DATA NAMERS RANGE CODE: A TYPE: A T			EMBLY GTY: 1	CLOSE DATE	23-Hay-82 26-Apr-82 26-Apr-82 26-Apr-82 21-Jan-62 21-Jan-62 21-Jan-82 21-Jan-82 21-Jan-82 21-Jan-82	21-Jan-82 21-Jan-82 21-Jan-82
EET 23-Jul-62 13:34 INACT F0-2554 APPE III LONG UNET RELIABLE BURNED-IN RIP PR BT S AP PARO CORE UNE AND CORE OF A CORE UNIT AND CORE UNE AND CORE UNIT AND CORE	BIL VERSION 2			START DATE		
The control of the		-		EXTENDED GTY PER		
TIVITY DATE: ALL IN D E N T E	PŲTER BYSTEMS	OF MATE	₩ «	8 1 8 A C Y P B L	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	
CONTRICT PART: 610- CONTRI		DENTED BILL	56K APPLE III RCE CODE: A TYPE:	PART DESCRIPTION	1C. 748374 1C. 74800. TESTED & BURNED-IN 1C. 74800 GUAD NAND GATE 1C. 74804 ENC. A3 BRN-IN & TBT REB ARRAY 7 x 1k OHHB CAP, 47pF 5x N470 50V REB, 1444 5x 10K OHH REB 1/44 5x 27 OHH REB 1/44 5x 27 OHHB REB 1/44 5x 100 OHHB REB 1/44 5x 27 OHHB REB 1/44 5x 100 OHHB REB 1/44 5x 10	SWITCH DCS1 DUAL ACTION (SAKA) SWITCH DCS1-31 SUBASSY, MEYCAPS, COMPLETE SET A3
EFFECTILED WALL AND WALL WALL WAS AND WALL W		ITY DATE: ALL		COMPONENT PART NUMBER	307-0374 308-0000 307-0000 342-0035 1111-0001 1131-5701 119-2701 119-2701 119-2701 119-2701 101-4103 101-4103 101-4103 101-4103 101-4220 1116-0063 342-0063 342-0063 342-0063 342-0063 342-0063 342-0063 342-0063 342-0197 825-0007 825-0007 825-0007 825-0007 825-0007 825-0007 825-0007 825-0007 825-0007 825-0007 825-0007 825-0007 825-0007 825-0007 825-0007 825-0007	705-0016 510-0197
	PRINTED	EFFECTIV	PARENT	LEVEL	ກ ທ ທຸດຄຸດຄຸດຄຸດຄຸດຄຸດຄຸດ ທຸດ ທຸດ ຄຸດຄຸດທຸດ ທຸ	ı,

	App	le ///	Computer Information • Apple /// Level 2 Service Referer	nce Manual
9-Mar-79 PAGE 11	EMBLY QTV: 1	CLOSE N DATE 6/N		
BIL VERSION 29-Mar-79	ECN: A116 A55EMBLY QTV: DATE: 08-Jul-82	ECN START CHO DATE B/N	08-4-1	11 03-141-80 11 03-141-80 11 03-141-80 11 03-141-80 11 03-141-80 11 03-141-80 11 03-141-80 11 03-141-80 11 03-141-80
₩ ₩	P. P. S.	EXTENDED OTY PER		
PERBONAL COMPUTER BYSTEMS	UM: EA	PRSTSAP CDCYPBLUM		
INDENTED BIL	SAK APPLE III RCE CODE: A TYPE:	E PART DESCRIPTION	KERTER KE	O KEY CAP, APPLE 3, F O KEY CAP, APPLE 3, O O KEY CAP, APPLE 3, J O KEY CAP, APPLE 3, J O KEY CAP, APPLE 3, J O KEY CAP, APPLE 3, L O KEY CAP, APPLE 3, E O KEY CAP, APPLE 3, E O KEY CAP, APPLE 3, E O KEY CAP, APPLE 3, B
PRINTED 23-JUI-82 13:35 EFFECTIVITY DATE: ALL		COMPONENT PART NUMBER		0126 0127 0132 0133 0134 0135 0135
	i	ter In	ສະສະສະສະສະສະສະສະສະສະສະສະສະສະສະສະສະສະສະ	Page 0343 of 0730

12		App			011	' -	, u		1	111	J11	110	all	I U I		_		۲	710	, 11	, 1	_6	. v c	<i>)</i> .	_ '		, i V	10	ا ت) ا <i>ت</i>	ا ار	וכ	100	ا ت	VIC	AI	u	ai			
PACE		17: 1	CLOSE DATE 8/N																																							
BIL VERSION 29-Mar-79		ABSEMBLY GTY: 82	W / W												,																											
DIL VERSIO		N: A116 A8 E: 08-Jul-82	START	03-Jun-80	09-Jun-80	08-unf-60	08-497-60	08-Jun-80	08-un-00	03-Jun-60	08-Jun-80	03	08-Can-80	08-1901-80	05-Jun-80	05-Jun-80	03-04-90	08-457-60	09-Jun-80	08-Lun-80	08-1m-100	09-Jun-80	05-Jun-80	03Jun-80	09-Jun-80		08-UNT-60	05-Jun-80		08-100-60 08-100		03-Jun-80	08Ucm-BO	24-Asr-82	26-Apr-82	26-Apr-82	26-Apr-82	26-Apr-82	26-Apr-82	26-Apr-82	26-Apr-82	ZO-Aprilaz
• •		ECN: U DATE:	ECN	141	7	:	=	Ī	74	= = = = = = = = = = = = = = = = = = =	3	777	7	:	441	7	;	Ī	141	441	=======================================		427			;	;	141	=	; ;	=======================================	14	;		N N			A024	816	A024	A024	* : : : : : : : : : : : : : : : : : : :
	RIAL	PROD CODE: PLAN CODE:	EXTENDED OTY PER	-		-	-	-	444 4	~ -	-	 4	-	-	***		 •-	4			-	-	-	- 6	0	0 (•	•	0	•	0	0	0	0	•	0	0 0	-	•	~	(٥٠
BYSTEMS	M A T E	UM: EA P		* P EA	P EA	* P EA	# # E	* P EA	* P EA	* *	E E	* P EA	E E	# T E	# P EA	* P EA	# 4 # 4	E	* P EA	¥ :	* *	* P EA	+ P EA	4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4	8 + C EA	8 + C EA	V = 0 EV = 0 .	8 * U EA	8 + C EA		B + U EA	8 + C EA	* C E	* * * * * * * * * * * * * * * * * * *	* C EA	* U EA	* C	*	+ P EA	* P EA	A P EA	€
COMPUTER_BYSTEMS	L 8 O F	•	CD CO	RH P.	- C			F -	Z i		2	a IZ	L a		T d E	4 E	 - 0 - 1	EE	T D			AT P	2 C	- C	EXD	EX D 7	EX D 7	EX D 7	EX D	EX D 7	EX D 7	EX D 7	EX D	- X - D	•	•	* 1	• •	. a.	*	< :	•
PERBONAL CI	NDENTED BILL	FO. 256K APPLE III BRCE CODE: A TYPE:	NOIL	S. E	LE 3, 7	3, 8	2 > 6 1 4	E 3, B	Z i	T 2, 7	E 3, > /	ń.	E 3. SHIFT	າ ຕໍ	3,	₹:	ń c	LE 3. BPACE BAR	ä	E 3, ARROH RIGHT	'n	e E	APPLEIII	1 SPACE 17 DED	1 BPACE	1 SPACE 10 DEG	1 SPACE W/BUMP 5 DEO	1/2 SPACE	1-1/4 BPACE 17 DEO	1/2 BPACE 10 3/4 BPACE 10	10 DE0	BPACE 17 DEO	**	۲ ح		∢ ⋅	< <	PAPER			PAN LOGIC & MEN BD 256K	¥ î.
	•	INACT. F	E PART DESCRIPTION	KEY CAP.	KEY CAP.	O KEY CAP, APPLE	KEY CAP.	KEY CAP,	KEY CAP.	O KEY CAP, APPLE	3	KEY CAP,	O KEY CAP. APPLE	3	KEY CAP,	KEY CAP.	O KEY CAP, APPLE	KEY CAP,	KEY CAP.	O KEY CAP. APPL	KEY CAP.	KEY CAP. AP	RESET KEY,	W	DWO. KEY	O DAO, KEY CAP		DWG, KEY	O DWG, KEY CAP	DHO. KEY	DWG, KEY	DING, KEY	O DIAGO MEN CAP		USED	2	A NOT USED THE	LABEL, NC	CARD, C	3	36Y, A3	A AND VIOLA A
PRINTED 23-Jul-82 13:36	IV DATE: ALL	ART: 610-8156	COMPONENT PART NUMBER	13	ġ:	813-0140	מול	•	815-0144	813-0143 813-0146		815-0148	815-0149	א נ		815-0153	813-0134	815-0156	ō	815-0158	813-0150	815-0161	815-0163	062-0032D	062-0033D	062-00340	062-00370	062-003BD	062-00390	062-0041D	062-00420	062-0043D	062-00440	000-000	000-000	000-000	000-000	825-0354	914-0028	~	610-5156	410-31670
PRINTED 23	EFFECTIVITY DATE:	PARENT PART:	LEVEL	6	1 0 1	n ø) en	so.	1 0 1	n en	חוי	s n (n r	n an	ID.	ın ı	ם מ	o en	an i	ın ı	n en	8 0 (an a	חשים	'n	en e	מו מ	m	n r	າຄ	10 -	eò e	n er	, m	6	m (7 () (T)	m	m 1	_ص •	r e
-		-	-															14	.1	. 5																						

	App	le ///	Сс	m	рι	ute	er	Inf	for	m	ati	or	۱ (• /	Ąρ	pl	e /	///	Le	ve	el 2	2 S	Ser	Vi	се	R	efe	ere	ene	ce	· N	1a	nι	ıa			
-Mar-79 PAGE 13	MBLY GTV: 1	CLOSE DATE S/N																																			
BIL VERSION 29-Mat-79	ECN: A116 ASSEMBLY DATE: 08-Jul-82	N START O DATE 8/N		1 26-Jul-82 18-Jan-82			19-Jul-81 18-Jan-82							19-701-81		18-Jan-82 3 15-Jul-81				18-Jen-82			===	=:	2 9		2	18-Jen-82		12		9	15	18-Jan-82	: 9	-	-
•	>	DED ECN	A091	\$04 607 607 607 607 607 607 607 607 607 607	611	607	807 807	442	807	208	442	4 4	907	##2 807	442	807 0063	807	442	4	807	807	442	445	807	807	442 708	442	807	807	442	807	807	442	80.4 64.0	807	442	807
•	. 93 . 93	EXTENDED - OTV PER	 1	00					al a	-	→ •	-	-	- ∩	N		• 		•		• 74	CH C	4 (N		• m	ო -	-			- 1	→ →	·	 (ni n	-	-	-
PERBONAL COMPUTER BYSTEMS	CH: EA	PR B T B A P CD C Y P B L UM	A P EA	* * * EA	RP P 1 P C P EA	A * C P EA	KI Y Y B F EA	RIP IPSPEA	PT P T P EA	A * C P EA	RIP 1 P B P EA	RIPIPBPEA	₩ .	RIPIPBPEA A + CPEA	RIPIPBPEA	A + C P EA	A * C P EA	RIP 1 P B P EA	RIP IP BPEA	A * C P EA		RIPIPBPEA	RIPIPBPEA	A + C P EA	. a.	RIP 1 P B P EA	RIP 1 P B P EA	A + C P EA		RIPIPBPEA		. •	RIPIPBPEA		A * C P EA	RIP 1 P B P EA	A C P EA
PERBONAL CON	SAK APPLE III	NOI	ASSY, UNTST. A3 LOGIC FOR 5V RAM	DOIC BD A3/50 RAM	H-O	ESTED & BURNED-IN	TESTED & BURNED-IN		TESTED & BURNED-IN	TESTED & BURNED-IN	TESTED . BILDINGS IN		TESTED & BURNED-IN	STED & BURNED-IN		STED & BURNED-IN	TESTED & BURNED-IN	TEATER & BUDNER-IN	•	TESTED & BURNED-IN	TESTED & BURNED-IN	TECTER & BIOMER 12		TESTED & BURNED-IN	TESTED & BURNED-IN	TERTED & BURNED-IN		TESTED & BURNED-IN	TESTED & BURNED-IN		TESTED & BURNED-IN	TESTED & BURNED-IN		IESIED # BORNED-IN	TESTED & BURNED-IN		TESTED & BURNED-IN
	: 0						74L511 74L8125,	74LS125	1C, 74L500, TI	741802,	1C, 74LS02N	74604	741.505	IC, 74LB05	741.808	IC, 74810, TESTE	741.520.	74LB20	741.821	741.832,	74LB51,	741.851	974	74L986,	74L8138,	IC. 74LB138	74LB126	99	74L9157,	57	741.5161.	7.	7418174	74.5139,	74LS244,	5244	7.81 6741
3-Jul-82 13:37		COMPONENT E	610-0106 E	610-0106D E		306-0011 A	305-0011 306-0125 A	305-0125 A	306-0000 305-0000	₹ 2000-90€	305-0002	305-0004 A	306-0005	₹ 6000-60E	305-0008	308-0010 A	906-0020 ▲	305-0020 304-0021	305-0021 A	306-0032	306-0051 A	305-0051 A	305-0074	₹ 9800-908	306-0138 A	305-0138	305-0126 A	306-0153	306-0157 A	305-0157 A	305-0161	₹ 306-0174	305-0174	305-0139	306-0244 A	305-0244 A	306-0231 704-0731
PRINTED 23-Jul-82	PARENT PART:	LEVEL	in '	0 0	۰.0	' و	` •	۲.	۰ •	· •	۲,	, ^	'ه	` •		9 ′	•	^ 4	^	•	`•	۲,	• ^	91	`•	٠,	,	•	` •	۲,	• ^	`•	۲,	۰ ۲	` •	۲,	ه '
															.]	4.	16																				

1.4		•••		Co									•		-1	1									_	-	'										
PAGE 1		-	DSE S/N																																		
		QTY:	CLOSE DATE																																		
BIL VERSION 29-Mar-79		A116 ASSEMBLY GTY: 08-Jul-82																																			
2 NO!		A88	. B/N	Q 1:	= 2	¥ ==	<u>u</u> :	: 0	= 0	! = !	ଫ =	<u>.</u>	= Ω	! = !	Ω =		- Q		! =	Q =	Q.	= 0	į -	ο:	- Q	=	O =	. Q	<u>-</u>	n -	- N	-	n -	• (4		- ∩	ı i
L VER		4114 08-5-	BTART DATE	B-net-B	18-197 - 198-197	-Ce1-81	Jen-82	-Jan-82	1-Jul-81	-141-81	18-Jen-82 15-Jul-81	-Jan-82	15-Jul-81 18-Jun-82	5-701-81	8-Cen-82 5-Cul-81	18-Jen-82	8-7an-82	15-Jul-81	15-Ju1-81	9-007-	-Lean-	15-Jul-81 18-Jan-82		18-Jen-82		10-Aug-81	18-Jen-82 10-Aug-81	18-Jen-82	31-Aug-81	- Jan - 6	18-Jen-82	0-Aug-81	18-Jan-82	18-Jen-82	20-Jul-81	KO-Jun-81	10-Aug-B
		ECN: DATE:	CHO	-		9 12	9 :	: =	===	=			C063 15 807 18		= ::	807 18		CO63 15				C063 15													•••		
		>		807	442 807	4	83	807	442	442	0 0 0 0 0 0	8	S &	18	8 8	88	800	28	8	8 4	807	8 €	458	831	831	449		877	449	778	831	449	169	805	E903	83.5	449
į	→	PROD CODE: PLAN CODE:	EXTENDED QTY PER	.	n -	• ••		- •0	• C		n m	COL (n -	-	• •		; :		•		-			 -		-		· 04	α ·			-	n e	n (n	ი (-	
	ERIAL	PROD						:	-	!							ا : مر •									_	• -		_	.		_	_		_	_	
TEMB	-		. 5 	- D C	7 O				a c a g		. e.	1 E			7 G 6 F 6 F	0 0	. d.	 	PE	 	PEA	 	E.	G 0	E. E.	PEA	T G	EA.	EA EA	7 0	PEA	PEA	7 0	PEA	9 E	7 G	e i
R. BYB	T L	ABC::	.03 €. .⊢ >			-	• -	. (- •	-	- -	* •	- *	-	a.	* -		a.	a -	•	***	_ •	<u>a</u>	* -		<u>.</u>	a -		<u>.</u>	• •		д .			~ r		<u>а</u> ,
DEVIE		•	E 65			E	~ 2		Z <	2		~ :	¥ Z	5	Z Z	~ 0		æ ≅ • ∢	2. P.	چ ج	∢ (R F G	R	< a ~ ~ ~	. «	٦ ٩	ה ה	«	문 8	C 0	. «	RI P	Z 2	<	0. 0 0. 0		RI P
PERSONAL COMPUTER, SYSTEMS	11-1	TYPE:		Z	Z		Z	Z	Z				z	2	Z	z	z	z				Z			, 1			NI-		SELE	Z	,	,			INE DRIVER TST&BRN-IN	74.
PERS		E III		ESTED & BURNED-IN	A BURNED-IN		* BURNED-IN	ESTED & BURNED-IN	ESTED & BURNED-IN	TOTAL BIBIES		TESTED & BURNED-IN	BIED & BURNED-IN	reaten e pimorra en		TESTED & BURNED-IN	TESTED & BURNED-IN	TESTED & BURNED-IN	, ,	1. VIDED CONTROL	TESTED & BURNED-IN	3442 TEBTEBURN-IN	HE.	.	ZI-Z	2	ğ	ADAPTER TERTEBURN-IN	IILE I/F ADAPTER 4951A TOT 6 DON IN	ADAP.	TETLBRN	T TRI-STATE	T NEO	NI-Q		TST	•
	Z	CODE:		3 0	4 0		in J	3	4				1			2 4	200		10	- -	E BCB	Z TEBI	62059			TTM BION-TH		R TEBI	1/F A	COMM. I/F	TRI-ST. TB	I-STAT		BURNED-IN		DRIVER	LINE DRIVER
	2	FO. 256K	NOIL	TESTE	TESTED		TEBTED	TESTE	TEBTE	OTC		EBTED	TEBTED	COTES		rested	ESTED	EBTED	120	NTROL	STED	#E #	880R		IN HO	7777		DAPTE			T TRI			TED &			٦ د
	-	INACT. F	BCRIP	741.9257,	741.5283,	741.5283	/4L8323, 74L8323	741.8374,	74L8399,	74LB399	:		151,	_ ^	, ,	, ,	ທີ່ເ		746257	DED C(MICRO 6502B	DPROCE	LM380 AUDIO	ROM: BYNCHRO	SYNCHRON ROM BOOT L	10		DOM INT	A ASYN	16-8	83048 8-81	556 DUAL	4, TEBTI	• 6	488 GUAD L	GCAD E
			PART DESCRIPT	1C. 74L									:	C. 74815)		C. 74817; C. 74817;			(, 748 (, 1156	ROM. VI	IC. 74166.	HICE			ROM	•	-	•		IC. 6551A ASYNC	8304B			-	74234		0700
1			E C	*	· ~	< •	 	.≓.` ∢ ∢	 - <	~ ~	. ≍. . ∢	~ :	. Z . <	~ ~	. 	<u> </u>	¥ .	≅ ≃	2	.0	ĭ;			0 10			_	¥ 10				0 0 ₹		21 6		_	0 V
13.38 88	¥	610-8156	IT BER	i			_		•				į		!		:						:														
			COMPONENT PART NUMBER	305-0257	306-0283	305-0283	305-0323	306-0374	306-0399	308-0399	307-0074	308-008 6	308-0131	307-0151 308-0153	307-0153	308-0175 307-0175	308-0195	308-0257	307-0257	341-0032	302-0166	369-6302	-6302	353-0380	342-0030	342-0030	-0031	338-6522	338-0002	-0003	316-8304	413-B304 330-0554	329-0556	302-9334	-0259	360-1488	-1488 -070:
23-Ju	'ITY D	PART:	0₹	OR OR	Š	8	Ř	306	Ř	ÖÖ	8	o c	Ö	6	8	ğ (ç)	98	နိုင်ငံ	96	341	000	96	366	989	96.0	342	341	336	338	337	316	930	329	000 000 000 000 000	300	360	400
PRINTED 23-Jul-82	EFFECTIVITY DATE:	PARENT	LEVEL	•	•	۲,	• ^	•	•	٠,	, ~	9 ^	•	۰ ۹	, ^ .	۰^	۰,	۰ ه	۰, ۹	^	^ ه	•	۲,	, ^	′ ۍ	` •	7	۰ و	`•	7	•¹	` •	7	• ¹	. ~	′ و	`.;
1	<u>.</u>																																				

Apple Computer Inc • 1982

Page 0346 of 0730

-0, 256K APPLE III -0, 256K APPLE -0, 1176	CONSTRUCT Construction Constru	NDENTED BILLS OF MATERIAL		ION PR 8 T 8 A P EXTENDED ECN START CLOSE CD C Y P B L UM GTY PER CHG DATE S/N DATE	S. I. WITH BURN-IN A # C P EA 1 831	CAPROGRAMMED RLP 1 P B P EA 1	JRN-IN A C P EA 1 831		A C D EA	RL A 1 P C P EA	, 3	4 UIBO RL A 1 P B P EA 1 449	_`	5-65 WITH BURN-IN A # C P EA 1 831 18-Jan-82	UNPROGRAMMED RLP 1 P B P EA 1 SARA 3	25/50 PIN (ND TABS) RP P I P C P EA 4 760	NOLE 10 PINS P + C P EA 1 877 1		PO 50V RP P 1 P C P EA 1 426 1	* * * EA C103	78.5	BM. LAMP. 2N3906 RP P 1 P C P EA 1 C026 1	RPPIPCPEA 3 426 1	TAN	ICTION LOCK RC P 1 P C P EA 1 442	BTED & BURNED-IN A + C P EA 1 807 1	W	330 DHM RP 1 P C P EA 1 426 1	3. 3K CHM			COUNTY RPP 1 P C P EA 1 426 1	OHM RP 1 P C P EA 4 426 1	OHM RP 1 P C P EA 1 426 1	RPPIPCPEA 2 426 1			N RPP 1 P C P EA 1 799 18	25F 50V RP P I P C P EA 3 426 18		30 DHM RPP1PCPEA 1 426 18	000V RP P 1 P C P EA 1 449 18
---	--	---------------------------	--	---	-------------------------------------	-------------------------------	-----------------------	--	----------	-----------------	-----	------------------------------	----	--	--------------------------------------	---	---------------------------------	--	--------------------------------	---------------	------	---	-------------------	---	-----------------------------------	-------------------------------------	---	-------------------------------	-----------	--	--	-------------------------------	---------------------------	---------------------------	-------------------	--	--	---------------------------	----------------------------------	--	---------------------------	-------------------------------


17			8/N				te					•																											
Iar-79 PAGE		JLY GTV: 1	CLOSE DATE						•																23-May-82						26-Apr-82			10-May-82					28-1nC-80
BIL VERSION 29-Mar-79		A116 ASSEMBLY GTY: 08-Jul-82	START E 6/N	-82 -82	19 5	7 4	28	- F	4 64	88	¥ 4	-82	8 8	1 C	-82 -82	2 2	5 8	-85	69 79	-62	. ce	-81	G G	3	C C	-85	-85	101	28	-82	95	, CH	-82	-82	00	00-	-80	-80	7 C
		ECN: A11 DATE: 08-	ECN 8	6 18-Jan-82 7 18-Jan-82		80/ 18-Jen-82 CO63 15-Jul-81		3 21-Sep-81		609 18-Jan-82			6 18-Jan-82					7 18-Jan-82	N		7 18-Jan-82				426 18-Jan-82 714 24-Ann-82	1 26-Apr-82			CO95 26-Apr-82		CO86 18-Jan-82		'n	_			=	DC53 12-Dec-80	= :
:		CDDE: CODE:	EXTENDED E	3 426 1 807	26	38	1 88	1 683	1 42	9	38	4	426	1.00 1.00	9	1 426	9 778	1 807	7 3 7 9	1 867	1 867	1 66		20	4-	11	1 97	90	9	1 70	9		• • • • • • • • • • • • • • • • • • •	1 526	482	1 526	9 482	20	
	FERIA	PROD	EXT	EA	¥.	E E	EA		5 🕁	∆ €	E 5	EA	E S		FT	E Y	E E	EA.	E E	EA.	E B	EA	E E	ď	EA	EA 1	EA	₩	E E	EA	EA	EA	E	EA	E A	L IL	EA	EA	4 ¢
PERSONAL COMPUTER BYSTEMS	FHAT	ABC: EA	T 8 A P Y P B L	# # 00			<u>د</u>		. a.	0 C		1 P C P	0.0 0.0		7 P C P			و د د د د		د د د د	. e	a :	> a * *	*	0 0 0 0 0 0 0 0 0 0	- C	ا ا ا	a. a		7 C P	1 D C 1	7 0 0	7 P C P	1 P B P	9 9 9	. d.	1 P D P	7 0 0 0	ن د د د د د
COMMO	1 6 8 0		8 000	# # • •	RI P	< e		군 a			F &	9	G 6		EXX	E 8	. ×	< 6		∢ 6	. <	F P	a. e.	. *	RP P	EXX		EX X		EXX	EXX	EX	EX		PIN EXP	RC P	8P P	EX S	X > X 1
ERACE	INDENTED BI	CT. FO. 256K APPLE III B BRCE CODE: A TYPE	CRIPTION	Y S X 1K CHM 74, TESTED & BURNED-IN	74 Troums a minimum and	BOKRED-1	MC. A3	BOARD ENCODER	5% N470		201	5% 10K	5% 27 (ร์ จั	4 KYNAR OREEN SOLID	5% 4. 3% OHM	LASTIC . 125	14, TESTED & BURNED-IN	F 10% XR7 50V	H RAS65	CASB256 WITH BURN-IN	9	CB BERIALIZATION V 12x18 ANTI-BTAT	_	SU MEMORY DAKE	2" HIQH	IN BOARD 2	H3. 5X0. 6 BLD THD . 200"	LX. 140I.	3	3. 5x6x10	O NAMEPLA	MODEL NAMEPLATE A3	DDEM ELIMINATOR	CONN D-TYPE RECPT 25	Ū	-TYPE)	CONN D-TYPE 25 PIN	PLASTIC 8" X 12"
		INACT	E PART DESCRIPTION			A IC: 7480	2	B ROM, KEYBOARD	3	B REB, INDIV.	_	RES 1	A RES 1/4W		FIRE	A RES 1/4W 5% 4.3		A IC, 74L814,	HC CAP, . 1UF	A I. C. PROM	A IC. PROM		A BAO, POLY 12X18	A CONTACT PROTECT	0 CAP, 220uF 16V	A BUMPER,		A STANDOFF M3. 5XO.			B SCREW, M3 5X6X10	LABEL	C LABEL, M	CABLE,	A HOUSING,	CABLE.	CONTAC	A HOUSING	9 2
PRINIED 23-Jul-82 13:39	ITY DATE: ALL	PART: 610-8156	COMPONENT PART NUMBER	111-0019	307-0374	307-0000	342-0035	341-0035	131-5701	112-0001	119-2701	101-4103	101-4270	730-0006	562-2405	101-4432	831-0100	306-0014	136-3101	342-0061	342-0063	341-0063	942-0197	875-0005	126-6402	865-0007	600-008	860-001B	860-0102	830-0031	420-1001	825-0054	825-0066	590-0059	520-0020	590-0010	515-0022	520-0030	044COC1C
PRINIED	EFFECTIVITY DATE:	PARENT	LEVEL	99	۲,	^ ه	••	٠,	•	49 4	o •0	9	-0 +	0 •0	• •	0 1	1-0	10	`•	•	`•	۲,	a •0	-0	•	•	'	n «	r «	6	ო ი	, ◀	•	~ '	יי פי	າຕ	m	e,	u c
	. <u>.</u>	Ī s	-															٠																					

	Apple	e /// C	Computer Inf	formation • Apple /// Level 2 Service Reference Manual
PAGE 18	-	N/S 2/N	88888	
	SBEMBLY GTV:	CLOSE 8/N DATE	08-Jul 08-Jul 08-Jul 26-Ap 08-Jul	
BIL VERSION 29-Mar-79	.N: A116 ASBEMBLY TE: 08-Jul-82		18-Jan-82 18-Jan-82 18-Jan-82 18-Jan-82 26-Apr-82	
	ECN: DATE:	ш 0	A116 00 474 50 C145 442	
÷	R I A L PROD CODE: PLAN CODE:	EXTENDED QTY PER	0.000	
COMPUTER BYSTEMS	F H A T E UM: EA ABC: A	78 A P Y P B L CH	7 P C P EA 7 P C P R P R P C P R P C P R P EA 7 P C P EA 7 P C P EA	
OPPUTEI	L 8 0	0 C		
PERSONAL	INACT FO, 256K APPLE III ERC: B BRCE CODE: A TYPE:	E PART DEBCRIPTION	B INACT BOX, FO APPLE III BYBTEM A TAPE, BEALING GLASS WEB #341 A3 A TAPE, 3M #218 3/4" WIDE A CUSTOMER LETTER, A3 CLOCK CHIP O BAG, POLY, ANTI-STATIC, 24X34	
PRINTED 23-Jul-82 13:40	EFFECTIVITY DATE: ALL PARENT PART: 610-8156	COMPONENT PART NUMBER	942-0079 946-0008 946-0005 030-0241 944-0059 END OF REPORT	
INTED ;	FECTIV	LEVEL		



Apple /// Computer Information

Apple /// Service Reference Manual



Section II of II • Servicing Information

Chapter 15 • Wire List


Written by Apple Computer • 1982



THE APPLE /// WIRE LIST

The following list is to be used for finding circuit components which are connected to each other.

INTEPRETING WIRE LIST NOMENCLATURE



Note: This wire list has schematic page numbers for the old Apple /// Schematic. Please add 1 to the schematic page number for the correct page.

```
appia computar inc.
                   A DESCRIPTION.
                                  AIII WIRE LIST
          B1 2 BRIDGE 2
               1
                          PCASO,3*
                         P1-9 U3-12 B1-1
                          RAS0.3*
          J17-12 R58-2;081-2
                         Q2-1 C1-1 R4-2
          C2 4 .1U 2 MON A3
                          PWRDN*
                         U72-23 Q3-3 C2-1 R6-2
               2
                         GND
          C3 4 3-30P 3 A3
                         GND
               2
                         CND
                         Y2-1 U72-10 C3-3
          C4 4 20P 2 CER A3
                        C4-1 U72-11 Y2-2
                         CND
          C5 5 47P 2 CER N9
                        P3-9 R55-2 C5-1 L1-1
               2
                        GND
          C7 6 22U 2 AL-ELECT M12
                         DTIM
                        R31-1 U164-10 C7-2 U96-2 U96-6
          C9 7 .022U 2 CER M10
                        U105-6 R39-2 C9-1
                        CNDF
          C10 7 1U 2 ELECT
                         SUMSND
                         R35-2 P9-1 C10-1 R78-2
               2
                         PEXTSPK
                        U172-19 C10-2
          C12 7 10U 2 AL-ELECT
                        +12V
          C13 7 1U 2 ELECT N10
                        C13-1 U103-8
              2
          C15 7 .01U 2 HYLAR M11
```

```
apple compubit mc.
                 TCAP
                C15-1 U105-4
 C16 8 47P 2 CER H14
      1
                C16-1 U107-1
      2
                U107-2 C16-2 R47-2
. C17 8 .1U 2 MON M7
                U96-13 U96-12 U96-8 R40-2 X2-1 C18-1 C17-1
                X3-1 C75-1
                U164-6 C17-2 X5-2 C75-2
 C18 8 .05U 2 CER M8
                U96-13 U96-12 U96-8 R40-2 X2-1 C18-1 C17-1
                X3-1 C75-1
      2
                GND
 C20 8 .1U 2 MON
                 UPRST*
                C20-1 U113-6 U113-2 R44-2 X4-2 X6-1
      2
 C21 8 .1U 2 MON A5
                U113-8 R46-2 U113-12 C21-1
 C22 8 -1U 2 MON G12
               U107-31 C22-1
                GND
 C23 9 .1U 2 MON B14
                Q10-2 R90-2 R91-1 C23-1 R49-1
                GND
 C25 1 .1U 2 MON M7
                                                              15-1
                +5FV
                GNDF
 C26 1 .1U 2 MON
                -5FV
                                                              - SFV
                GNDF
 C27 1 .1U 2 MON N11
                +12FV
                                                               +12FV
                GNDF
 C28 1 .1U 2 MON M10
                                                               -12 FU
                -12FV
                GNDF
 C29 1 .1U 2 MON J2
```

```
apple compuber inc.
               GND
C30 1 .1U 2 MON J2
               +5V
               GND
C31 1 .1U 2 MON K1
               GND
C32 1 .1U 2 MON K2
               +12V
               GND
C33 1 .1U 2 MON K4
        +12V
               GND
C34 1 .1U 2 MON K6
               +12V
               GND
C35 1 .1U 2 MON M1
         -12V
               GND
C36 1 .1U 2 MON M1
               GND
C37 1 .1U 2 MON A2
               +57
               GND
C38 1 .1U 2 MON K8
               +5V
C39 1 .1U 2 MON K10
C40 1 .1U 2 MON K12
C41 1 .1U 2 MON M6
               -12V
C42 1 .1U 2 MON G4
```

```
apple computer inc.
               +57
    2
               GND
C43 1 .1U 2 MON G12
               +57
    2
               GND
C44 1 .1U 2 MON G12
               +57
               GND
    2
C45 1 .1U 2 MON F7
    2
               GND
C46 1 .1U 2 MON A12
    2
               GND
C47 1 .1U 2 MON E14
                +57
    1
    2
               GND
C48 1 .1U 2 MON M6
     2
               GND
C50 1 .1U 2 MON D7
     2
               GND
C51 1 .1U 2 MON B8
               GND
     2
C52 1 .1U 2 MON A6
     2
               GND
C53 1 .1U 2 MON E4
    1
     2
               CND
C54 1 .1U 2 MON D4
                +57
    1
    2
               GND
C55 1 .1U 2 MON C2
                +57
    l
                GND
    2
C56 1 .1U 2 MON B10
```

```
apple computer inc.
              +57
              GND
    2
C57 1 .1U 2 MON B12
              +57
    1
    2
              GND
C58 1 .1U 2 MON A10
              +5V
    1
    2
              GND
C59 9 10P 2 CER A8
              CS6522
    1
              R68-2 U73-24 C59-1 U97-24
              GND
C60 1 220U 2 AL-ELECT N11
              +5FV
              GNDF
C61 1 220U 2 AL-ELECT N7
              GNDF
    1
              -5FV
C62 1 220U 2 AL-ELECT N12
              +12FV
    2
              GNDF
C63 1 220U 2 AL-ELECT-M10
             CNDF
    2
              -12FV
C64 1 .1U 2 MON F14
              +5V
    1
              GND
    2
C65 1 .1U 2 MON A4
              +57
    1
    2
              GND
C66 1 220P 2 CER M5
    1 R96-2 C66-1
    2
              GND
C67 1 220P 2 CER L1
         R93-2 C67-1
    1
    2
              GND
C68 1 220P 2 CER L1
       R94-2 C68-1
    1
    2
              GND
```

```
apple computer inc.
 C69 7 .1U 2 MON A8
    1
              +5V
     2
              C69-2 R75-2 U181-1 U181-2
 C70 7 .1U 2 MON A8
     1 R77-2 U181-8 U181-12 C70-1
     2
 C71 8 1U 2 ELECT M14
              KRESET*
              U139-12 R80-1 C71-1 U179-15 J7-15
              GNDF
C73 9 .1U 2 MON B14
        +12V
             GND
C74 2 100P 2 CER D12
       R100-2 C74-1 U4-11
C75 8 . 1U 2 MON M6
              U96-13 U96-12 U96-8 R40-2 X2-1 C18-1 C17-1
              X3-1 C75-1
              U164-6 C17-2 X5-2 C75-2
C76 7 .1U 2 MON M8
              U105-8 R37-2 R38-1 C76-1
    2
C77 1 220P 2 CER L1
    1 R95-2 C77-1
    2
              GND
C78 7 100P 2 CER
    1 C78-1 U103-2 R34-2 R36-1
    2
             GND
C79 1 .1U 2 MON
          +5V
    1
             CND
C80 1 .1U 2 MON
             +57
             GND
J1 1 26PIN 26 RIBBON
            GNDF
             DPHO
            J6-2 U166-9 J1-2
    3
            GNDF
             DPH1
```

```
apple computer inc.
                J6-4 U167-9 J1-4
                GMDF
      6
                 DPH2
                J6-6 U166-8 J1-6
     7
                GNDF
     8
                 DPH3
                J6-8 U167-8 J1-8
     9
                                                            -12FV
                -12FV
     10
                 WRREQ
                J6-10 U166-7 J1-10
     11
                +5FV
     12
                +5FV
     13
                +12FV
     14
                 ENBL1.E*
                J1-14 U166-5
     15
                +1.2FV
     16
                 RODATA
                J6-16 U166-4 J1-16
     17
                +12FV
     18
                WRDATA
                J6-18 U166-3 J1-18
     19
                +12FV
     20
                WRPROT
                J6-20 U167-4 J1-20
     21
                ENBL3.E*
                J1-21 U166-2
     22
                ENBL2.E*
                J1-22 U167-6
     23
                AII*
                U167-5 J1-23 J6-23
     24
                SIDE2/1
                J6-24 U167-7 J1-24
     25
               NO CONNECTION
     26
                EXT*
               J1-26 U167-2
J2 1 9PIN 9 9D
               GNDF
     2
               +5FV
     3
               GNDF
     4
                X0
               U169-9 J2-4
     5
                SW2
               U169-7 J2-5
     6
               +12FV
    7
               GNDF
     8
                YO
               U169-6 J2-8
                SWO
               U169-8 J2-9
J3 1 9PIN 9 9D
                                    15.8
```

```
apple computer inc.
     1
                GNDF
     2
                +5FV
     3
                GNDF
                 X1/SER
                J3-4 U169-3
     5
                SW1/MGNSW
                J3-5 U169-2
                +12FV
     6
     7
                CNDF
     8
                 Y1/XCO
                J3-8 U169-4
     9
                SW3/SCO
                J3-9 U169-5
J4 1 25PIN 25 25D
                GNDF
     2
                 TXD
                J4-2 U172-9
     3
                 DATA IN
                J4-3 U172-8
                 RTS
                J4-4 U172-7
                 CTS
                J4-5 U172-6
     6
                 DSR
                J4-6 U172-5
     7
                GNDF
     8
                 DCD
                J4-8 U172-3
                NO CONNECTION
     10
                NO CONNECTION
     11
                NO CONNECTION
     12
                NO CONNECTION
     13
                NO CONNECTION
     14
                NO CONNECTION
     15
                NO CONNECTION
     16
                NO CONNECTION
     17
                NO CONNECTION
     18
                NO CONNECTION
     19
                NO CONNECTION
     20
                DTR
                J4-20 U172-4
     21
                NO CONNECTION
     22
               NO CONNECTION
     23
               NO CONNECTION
               NO CONNECTION
     24
     25
                NO CONNECTION
J5 1 15PIN 15 15D
     1
                GNDF
                XRGB4
                J5-2 P17-3 P18-3
```

```
papple computer inc.
      3
                 XSYNC
                J5-3 P17-9 P18-6
                 PDINT*
                J5-4 U72-14
     5
                 XRGB1
                J5-5 P17-7 P18-5
     6
                GNDF
                                                            -5FV
     7
                -5FV
     8
                +12FV
     9
                 XRGB2
                J5-9 P17-5 P18-4
     10
                 XRGB8
                J5-10 P17-1 P18-2
     11
                B&WV ID
                J5-11 R15-2 J10-1 P18-7
     12
                NTSC
                J5-12 R12-2 P18-8
     13
                GNDF
     14
                -12FV
     15
               +5FV
J6 1 26PIN 26 RIBBON
               GNDF
     2
                DPHO
                J6-2 U166-9 J1-2
     3
               GNDF
     4
                DPH1
               J6-4 U167-9 J1-4
     5
               GNDF
     6
                DPH2
               J6-6 U166-8 J1-6
     7
               GNDF
     8
                DPH3
               J6-8 U167-8 J1-8
     9
               -12FV
               WRREQ
     10
               J6-10 U166-7 J1-10
     11
               +5FV
     12
               +5FV
     13
               +12FV
     14
               ENBL1.I*
               J6-14 U166-6
    15
               +12FV
    16
               RDDATA
               J6-16 U166-4 J1-16
    17
               +12FV
    18
               WRDATA
               J6-18 U166-3 J1-18
    19
               +12FV
    20
               WRPROT
               J6-20 U167-4 J1-20
    21
              NO CONNECTION
```

```
pla computer inc.
     22
               NO CONNECTION
    23
               AII*
               U167-5 J1-23 J6-23
    24
               SIDE2/1
               J6-24 U167-7 J1-24
    25
               NO CONNECTION
    26
               INT*
               J6-26 U167-3
J7 1 26PIN 26 RIBBON
    1
               KY0
               J7-1 U107-17
    2
               KY 1
               J7-2 U107-18
               KVCC
    3
               J7-3 Q9-2
               KY2
               J7-4 U107-19
    5
               APPLEII*
               J7-5 P11-5 U106-12 U164-5
    6
               KY3
               J7-6 U107-20
    7
               APPLE1*
               J7-7 P11-4 U111-3
    8
               KY4
               J7-8 U107-21
               CAPLCK*
               J7-9 P11-3 U109-13
    10
               KY5
              J7-10 U107-22
    11
               CONTROL*
              J7-11 U179-13 U107-28 U109-10 P11-2
    12
               KY8
              J7-12 U107-25
    13
              GNDF
    14
               KX0
              J7-14 U171-9
    15
               KRESET*
              U139-12 R80-1 C71-1 U179-15 J7-15
    16
               KX2
              J7-16 U171-8
    17
               KX7
              J7-17 U171-7
    18
               KX1
              J7-13 U171-6
    19
               KX5
              J7-19 U171-5
    20
               KX3
              J7-20 U171-4
    21
              . KX4
              J7-21 U171-3
    22
              KY9
```

```
appie computer inc.
               J7-22 U107-26
     23
                KY6
               J7-23 U107-23
                SHIFT*
     24
               J7-24 P11-6 U107-29
                KY7
     25
               J7-25 U107-24
     26
                KX6
               J7-26 U171-2
J8 1 10PIN 10 PWR G1
               -12V
    1
     2
               GND
    3
               GND
     4
               GND
     5
               GND
     6
               -5V
    7
               +50
    8
               +5V
    9
               +12V
    10
               +12V
J9 1 2PIN 2 MOLEX M11
    1
                AUDIO
               J9-1 R69-1
               +5V
J10 1 2PIN 3 RCA
                B&WVID
               J5-11 R15-2 J10-1 P18-7
               GNDF
    3
J11 1 3PIN 3 MINPHONE
               EXTSPK1
               J11-1 R34-1
    2 .
               EXTSPK2
               J11-2 U172-2
    3
               GNDF
J12 1 50PIN 50 EDG
    1
               IOSEL1*
               U74-14 J12-1
    2
               ΑÒ
               J15-2 J14-2 J13-2 J12-2 U2-6 U97-38 U98-13
               U101-11 U94-13 U73-38 U75-13 U63-18 U177-13
    3
               Al
               J15-3 J14-3 J13-3 J12-3 U2-10 U97-37 U98-14
               U101-10 U177-1 U94-1 U73-37 U75-1 U63-16
               A2
               J15-4 J14-4 J13-4 J12-4 U5-6 U101-9 U97-36
               U177-2 U94-2 U75-2 U73-36 U63-14
```

chappia computar inc.

```
5
          J15-5 J14-5 J13-5 J12-5 U5-10 U109-1 U111-1
          U97-35 U177-3 U94-3 U75-3 U73-35 U63-12
          J15-6 J14-6 J13-6 J12-6 U9-6 U77-1 U76-1
          U112-2 U63-9
7
           A5
          J15-7 J14-7 J13-7 J12-7 U9-10 U76-2 U77-2
          U112-3 U63-7
8
           A6
          J15-8 J14-8 J13-8 J12-8 U2-4 U77-3 U76-3
          U71-10 U63-5 U71-11
9
           A7
          J15-9 J14-9 J13-9 J12-9 U13-10 U77-4 U76-6
          U71-7 U63-3
10
           A8
          J15-10 J14-10 J13-10 J12-10 U67-4 U74-1 U71-6
          U2-12 U13-6 U13-4
11
           A9
          J15-11 J14-11 J13-11 J12-11 U5-4 U74-2 U71-5
          U67-7
12
           A10
          J15-12 J14-12 J13-12 J12-12 U128-1 U74-3 U71-4
          U67-9
13
           All
          J15-13 J14-13 J13-13 J12-13 U128-12 U6-6 U71-3
          U150-13 U74-5 U67-12 U3-5 U174-5
14
           A12
          J15-14 J14-14 J13-14 J12-14 U9-12 U155-11 U165-14
          U70-4 U71-2 U174-6
15
           A13
          J15-15 J14-15 J13-15 J12-15 U128-4 U155-12 U165-15
          U71-1 U70-7 U6-5 U3-6 U174-7
16
           Al4
          J15-16 J14-16 J13-16 J12-16 U3-7 U147-4 U70-9
          U6-16 U174-4
17
          J15-17 J14-17 J13-17 J12-17 U3-4 U147-3 U70-12
          U174-16 U6-7
           R/W*
18
          J15-18 J14-18 J13-18 J12-18 U3-3 U136-9 U180-17
          U176-6 U165-11 U160-11
19
          PHO
          J15-19 \underbrace{0.36-1}_{0.15-19}^{0.4} J14-19 J13-19 J12-19 \underbrace{0.124-5}_{0.15-37}
          R96-1
20
           IOSTRB*
          J15-20 U150-12 J14-20 J13-20 J12-20
21
          J15-21 U164-8 J14-21 J13-21 J12-21 P14-4 U65-2
22
           TSADB*
          J15-22 J12-22 J14-22 J13-22 U163-3 P14-3
23
           SPARE2
```

AI* 5-2 J12-2 5-9 IMI* -29 U97-1 11* -14 J12- ESET* -31 J13-3 -4 U94-15 -32 J14-3 C 7 U136-1 36 J14-36	24 J14-24 27 J15-27 28 J15-28 27 J14-29 29 P2-7 21 J14-31 2 J13-32 J15-35	J14-27 J14-28 J13-29 U148-1 J15-31 J12-32 U174-3 J12-36	J13-27 J13-28 U139-13 P14-6 U176-4 J14-35	J13-35 U119-2	U164-4 B P14-5 J12-35 U146-12
AOK i=8 J12-2 i=8 J12-2 i=9 J12-2 i=9 U97-1 i!* i=14 J12- ESET* i=31 J13-3 i=4 U94-15 i=32 J14-3 i=34 U85-3 i=2 im* i=38 J13-38	27 J15-27 28 J15-28 27 J14-29 230 P2-7 21 J14-31 2 J13-32 315-35 6 J13-36	J14-27 J14-28 J13-29 U148-1 J15-31 J12-32 U174-3 J12-36	J13-27 J13-28 U139-13 P14-6 U176-4 J14-35 U141-9	J13-35 U119-2	U164-4 B P14-5 J12-35 U146-12
AOK 1-8 J12-2 AI* 1-2 J12-2 1-9 IMI* -29 U97-1 11* -14 J12- ESET* -31 J13-3 4 U94-15 * 32 J14-3 C 7 U136-1 36 J14-3 14 37 U85-3 -2 1M* 38 J13-38	27 J15-27 28 J15-28 27 J14-29 230 P2-7 21 J14-31 2 J13-32 315-35 6 J13-36	J14-27 J14-28 J13-29 U148-1 J15-31 J12-32 U174-3 J12-36	J13-27 J13-28 U139-13 P14-6 U176-4 J14-35 U141-9	J13-35 U119-2	U164-4 B P14-5 J12-35 U146-12
-8 J12-2 A1* b-2 J12-2 B-9 IMI* -29 U97-1 A1* -14 J12- ESET* -31 J13-3 A U94-15 * 32 J14-3 C 7 U136-1 A36 J14-3 A37 U85-3 -2 IM* 38 J13-38	28 J15-28 7 J14-29 30 P2-7 1 J14-31 2 J13-32 J15-35 6 J13-36	J14-28 J13-29 U148-1 J15-31 J12-32 U174-3 J12-36	J13-28 U139-13 P14-6 U176-4 J14-35 U141-9	J13-35 U119-2	U164-4 B P14-5 J12-35 U146-12
-8 J12-2 A1* b-2 J12-2 B-9 IMI* -29 U97-1 A1* -14 J12- ESET* -31 J13-3 A U94-15 * 32 J14-3 C 7 U136-1 A36 J14-3 A37 U85-3 -2 IM* 38 J13-38	28 J15-28 7 J14-29 30 P2-7 1 J14-31 2 J13-32 J15-35 6 J13-36	J14-28 J13-29 U148-1 J15-31 J12-32 U174-3 J12-36	J13-28 U139-13 P14-6 U176-4 J14-35 U141-9	J13-35 U119-2	U164-4 B P14-5 J12-35 U146-12
-8 J12-2 A1* b-2 J12-2 B-9 IMI* -29 U97-1 A1* -14 J12- ESET* -31 J13-3 A U94-15 * 32 J14-3 C 7 U136-1 A36 J14-3 A37 U85-3 -2 IM* 38 J13-38	28 J15-28 7 J14-29 30 P2-7 1 J14-31 2 J13-32 J15-35 6 J13-36	J14-28 J13-29 U148-1 J15-31 J12-32 U174-3 J12-36	J13-28 U139-13 P14-6 U176-4 J14-35 U141-9	J13-35 U119-2	U164-4 B P14-5 J12-35 U146-12
AI* 5-2 J12-2 5-9 IMI* -29 U97-1 11* -14 J12- ESET* -31 J13-3 -4 U94-15 -32 J14-3 C 7 U136-1 -36 J14-3 -14 -37 U85-3 -2 -1M* -38 J13-38	28 J15-28 7 J14-29 30 P2-7 1 J14-31 2 J13-32 J15-35 6 J13-36	J14-28 J13-29 U148-1 J15-31 J12-32 U174-3 J12-36	J13-28 U139-13 P14-6 U176-4 J14-35 U141-9	J13-35 U119-2	U164-4 B P14-5 J12-35 U146-12
G-2 J12-2 G-9 IMI* -29 U97-1 11* -14 J12- ESET* -31 J13-3 4 U94-15 * 32 J14-3 C 7 U136-1 36 J14-3 14 37 U85-3 -2 1M* 38 J13-38	.7 J14-29 .30 P2-7 .1 J14-31 2 J13-32 J15-35 6 J13-36	J13-29 U148-1 J15-31 J12-32 U174-3 J12-36	U139-13 P14-6 U176-4 J14-35 U141-9	J13-35 U119-2	U164-4 B P14-5 J12-35 U146-12
-9 MI* -29	.7 J14-29 .30 P2-7 .1 J14-31 2 J13-32 J15-35 6 J13-36	J13-29 U148-1 J15-31 J12-32 U174-3 J12-36	U139-13 P14-6 U176-4 J14-35 U141-9	J13-35 U119-2	U164-4 B P14-5 J12-35 U146-12
TMI * -29 U97-1 -14 J12- ESET * -31 J13-3 -4 U94-15 -32 J14-3 -7 U136-1 -36 J14-36 -14 -37 U85-3 -2 -1M* -38 J13-38	30 P2-7 1 J14-31 2 J13-32 J15-35 6 J13-36	U148-1 J15-31 J12-32 U174-3 J12-36	P14-6 U176-4 J14-35 U141-9	U164-2 U165-13 J13-35 U119-2	U164-4 3 P14-5 J12-35 U146-12
29 U97-1 11* -14 J12- ESET* -31 J13-3 -4 U94-15 * 32 J14-3 C 7 U136-1 36 J14-3 14 37 U85-3 -2 1M* 38 J13-38	30 P2-7 1 J14-31 2 J13-32 J15-35 6 J13-36	U148-1 J15-31 J12-32 U174-3 J12-36	P14-6 U176-4 J14-35 U141-9	U164-2 U165-13 J13-35 U119-2	U164-4 3 P14-5 J12-35 U146-12
11* -14 J12- ESET* -31 J13-3 -4 U94-15 -* -32 J14-3 -7 -7 -7 -7 -7 -7 -7 -7 -7 -7 -7 -7 -7	30 P2-7 1 J14-31 2 J13-32 J15-35 6 J13-36	U148-1 J15-31 J12-32 U174-3 J12-36	P14-6 U176-4 J14-35 U141-9	U164-2 U165-13 J13-35 U119-2	U164-4 3 P14-5 J12-35 U146-12
11* -14 J12- ESET* -31 J13-3 -4 U94-15 -* -32 J14-3 -7 -7 -7 -7 -7 -7 -7 -7 -7 -7 -7 -7 -7	30 P2-7 1 J14-31 2 J13-32 J15-35 6 J13-36	U148-1 J15-31 J12-32 U174-3 J12-36	P14-6 U176-4 J14-35 U141-9	U164-2 U165-13 J13-35 U119-2	U164-4 3 P14-5 J12-35 U146-12
ESET*	J14-31 2 J13-32 J15-35 6 J13-36	J15-31 J12-32 U174-3 J12-36	U176-4 J14-35 U141-9	U165-13 J13-35 U119-2	J12-35 U146-12
31 J13-3 4 U94-15 32 J14-3 C 7 U136-1 36 J14-36 14 37 U85-3 -2 1M* 38 J13-38	2 J13-32 J15-35 6 J13-36	J12-32 U174-3 J12-36	U176-4 J14-35 U141-9	U165-13 J13-35 U119-2	J12-35 U146-12
4 U94-15 32 J14-3 C 7 U136-1 36 J14-36 14 37 U85-3 -2 1M* 38 J13-38	2 J13-32 J15-35 6 J13-36	J12-32 U174-3 J12-36	U176-4 J14-35 U141-9	U165-13 J13-35 U119-2	J12-35 U146-12
* 32 J14-3 C 7 U136-1 36 J14-36 14 37 U85-3 -2 1M* 38 J13-38	2 J13-32 J15-35 6 J13-36	J12-32 U174-3 J12-36	U176-4 J14-35 U141-9	U165-13 J13-35 U119-2	J12-35 U146-12
32 J14-3 C 7 U136-1 36 J14-36 14 37 U85-3 -2 1M* 38 J13-38	J15-35 6 J13-36	U174-3 J12-36	J14-35 U141-9	J13-35 U119-2	J12-35 U146-12
C 7 U136-1 36 J14-36 14 37 U85-3 -2 1M* 38 J13-38	J15-35 6 J13-36	U174-3 J12-36	J14-35 U141-9	J13-35 U119-2	J12-35 U146-12
C 7 U136-1 36 J14-36 14 37 U85-3 -2 1M* 38 J13-38	J15-35 6 J13-36	U174-3 J12-36	J14-35 U141-9	J13-35 U119-2	J12-35 U146-12
7 U136-1 36 J14-36 14 37 U85-3 -2 1M* 38 J13-38	6 J13-36	J12-36	U141-9	U119-2	U146-12
7 U136-1 36 J14-36 14 37 U85-3 -2 1M* 38 J13-38	6 J13-36	J12-36	U141-9	U119-2	U146-12
7 U136-1 36 J14-36 14 37 U85-3 -2 1M* 38 J13-38	6 J13-36	J12-36	U141-9	U119-2	U146-12
36 J14-36 14 37 U85-3 -2 1M* 38 J13-38	6 J13-36	J12-36	U141-9	U119-2	U146-12
36 J14-36 14 37 U85-3 -2 1M* 38 J13-38					
14 37 U85-3 -2 1M* 38 J13-38					
37 U85-3 -2 1M* 38 J13-38	J15-37	J13-37	J12-37	U117 - 12	R93-1
-2 1M* 38 J13-38	J15-37	J13-37	J12-37	U117-12	R93-1
-2 1M* 38 J13-38	313-37	313-3/	J12-3/	U117-12	R93-1
1M* 38 J13-38					
38 J13-38			•		
	5 J14-38	J15-38	U123-6	R95-1	
	3 J14-39	J13-39	J12-39		
lm					
40 J13-40		J15-40	U119-12	บ73–25	U123-5
25 U139-1	LU R94-1			•	
SEL1*					
41 U76-14	•				
4Z J14-42	2 J13-42	J12-42	U68-12	J16-24	U111-12
-5 U91-7	U69-12	P15-9			
43 J14-43	J13-43	J12-43	U68-13	J16-23	U111-9
13 U69-9	P15-8				/
4 J14-44	J13-44	J12-44	U68-14	J16-22	U111-7
u69−7	P15-7	- • •			3111-/
	- - •				
5 J14-45	J13-45	.112-45	1168-15	T16-21	77111
		214-47	000-13	210-71	U111-4
555-4					
6 114_44	T12-44	110-44	1160 17	*1.4 **	
214-40	313-46	J14-40	00 0-16	J16-20	U109-12
	32 J14-42 33 J14-43 34 J14-43 35 U69-9 36 J14-44 36 U69-7 37 J14-45 37 U69-4	42 J14-42 J13-42 -5 U91-7 U69-12 43 J14-43 J13-43 13 U69-9 P15-8 44 J14-44 J13-44 5 U69-7 P15-7 15 J14-45 J13-45 44 U69-4 P15-6	42 J14-42 J13-42 J12-42 -5 U91-7 U69-12 P15-9 43 J14-43 J13-43 J12-43 43 U69-9 P15-8 44 J14-44 J13-44 J12-44 45 U69-7 P15-7 45 J14-45 J13-45 J12-45 46 U69-4 P15-6	42 J14-42 J13-42 J12-42 U68-12 -5 U91-7 U69-12 P15-9 43 J14-43 J13-43 J12-43 U68-13 13 U69-9 P15-8 44 J14-44 J13-44 J12-44 U68-14 5 U69-7 P15-7 45 J14-45 J13-45 J12-45 U68-15 44 U69-4 P15-6	42 J14-42 J13-42 J12-42 U68-12 J16-24 -5 U91-7 U69-12 P15-9 43 J14-43 J13-43 J12-43 U68-13 J16-23 43 U69-9 P15-8 44 J14-44 J13-44 J12-44 U68-14 J16-22 45 U69-7 P15-7 45 J14-45 J13-45 J12-45 U68-15 J16-21

appia computar inc. U91-5 U66-12 P15-5 47 J15-47 J14-47 J13-47 J12-47 U68-17 J16-19 U109-9 U91-15 U66-9 P15-4 48 Dl J15-48 J14-48 J13-48 J12-48 U68-18 J16-18 U109-7 U91-4 U66-7 P15-3 49 DO J15-49 J14-49 J13-49 J12-49 U68-19 J16-17 U109-4 U91-16 U66-4 P15-2 50 +127 J13 1 50PIN 50 EDG IOSEL2* 1 U74-13 J13-1 2 J15-2 J14-2 J13-2 J12-2 U2-6 U97-38 U98-13 U101-11 U94-13 U73-38 U75-13 U63-18 U177-13 3 Al J15-3 J14-3 J13-3 J12-3 U2-10 U97-37 U98-14 U101-10 U177-1 U94-1 U73-37 U75-1 U63-16 A2 J15-4 J14-4 J13-4 J12-4 U5-6 U101-9 U97-36 U177-2 U94-2 U75-2 U73-36 U63-14 5 A3 J15-5 J14-5 J13-5 J12-5 U5-10 U109-1 U111-1 U97-35 U177-3 U94-3 U75-3 U73-35 U63-12 6 J15-6 J14-6 J13-6 J12-6 U9-6 U77-1 U76-1 U112-2 U63-9 7 A5 J15-7 J14-7 J13-7 J12-7 U9-10 U76-2 U77-2 U112-3 U63-7 8 **A6** J15-8 J14-8 J13-8 J12-8 U2-4 U77-3 U76-3 U71-10 U63-5 U71-11 9 J15-9 J14-9 J13-9 J12-9 U13-10 U77-4 U76-6 U71-7 U63-3 10 J15-10 J14-10 J13-10 J12-10 U67-4 U74-1 U71-6 U2-12 U13-6 U13-4 11 A9 J15-11 J14-11 J13-11 J12-11 U5-4 U74-2 U71-5 U67-7 12 A10 J15-12 J14-12 J13-12 J12-12 U128-1 U74-3 U71-4 U67-9 13 All J15-13 J14-13 J13-13 J12-13 U128-12 U6-6 U71-3 U150-13 U74-5 U67-12 U3-5 U174-5 14 A12

Mapple computer inc.

```
J15-14 J14-14 J13-14 J12-14 U9-12 U155-11 U165-14
           U70-4 U71-2 U174-6
15
           Al3
           J15-15 J14-15 J13-15 J12-15 U128-4 U155-12 U165-15
          U71-1 U70-7 U6-5 U3-6 U174-7
16
           A14
           J15-16 J14-16 J13-16 J12-16 U3-7 U147-4 U70-9
          U6-16 U174-4
17
           A15
          J15-17 J14-17 J13-17 J12-17 U3-4 U147-3 U70-12
          U174-16 U6-7
           R/W*
18
          J15-18 J14-18 J13-18 J12-18 U3-3 U136-9 U180-17
          U176-6 U165-11 U160-11
19
           PHO
          J15-19 U136-11 J14-19 J13-19 J12-19 U124-5 U65-37
          R96-1
           IOSTRB*
20
          J15-20 U150-12 J14-20 J13-20 J12-20
           RDY
          J15-21 U164-8 J14-21 J13-21 J12-21 P14-4 U65-2
22
           TSADB*
          J15-22 J12-22 J14-22 J13-22 U163-3 P14-3
           SPARE2
          J15-23 J12-23 J14-23 J13-23
24
           SPARE 1
          J15-24 J12-24 J14-24 J13-24
25
          +57
26
          GND
27
           DMAOK
          U144-8 J12-27 J15-27 J14-27 J13-27
28
          U176-2 J12-28 J15-28 J14-28 J13-28 U163-5 P14-2
          U153-9
29
           IONMI*
          J15-29 U97-17 J14-29 J13-29 U139-13 J12-29
30
           IRQ2*
          U101-15 J13-30 P2-6 U148-2
31
           IORESET*
          J12-31 J13-31 J14-31 J15-31 P14-6 U164-2 U164-4
          U96-4 U94-15
32
           INH*
          J15-32 J14-32 J13-32 J12-32 U176-4 U165-13 P14-5
33
          -12V
34
          -5V
35
           SYNC
          U65-7 U136-1 J15-35 U174-3 J14-35 J13-35 J12-35
          C7M
          J15-36 J14-36 J13-36 J12-36 U141-9 U119-2 U146-12
          U90-14
37
          03
          J14-37 U85-3 J15-37 J13-37 J12-37 U117-12 R93-1
```

chappie computer inc.

```
U154-2
               PRE 1M*
    38
              J12-38 J13-38 J14-38 J15-38 U123-6 R95-1
    39
               C02X*
              J15-39 U77-13 J14-39 J13-39 J12-39
    40
               PREIM
              J12-40 J13-40 J14-40 J15-40 U119-12 U73-25 U123-5
              U97-25 U139-10 R94-1
    41
               DEVSEL2*
              J13-41 U76-13
    42
              J15-42 J14-42 J13-42 J12-42 U68-12 J16-24 U111-12
              U101-5 U91-7 U69-12 P15-9
    43
              J15-43 J14-43 J13-43 J12-43 U68-13 J16-23 U111-9
              U91-13 U69-9 P15-8
              J15-44 J14-44 J13-44 J12-44 U68-14 J16-22 U111-7
              U91-6 U69-7 P15-7
    45
              J15-45 J14-45 J13-45 J12-45 U68-15 J16-21 U111-4
              U91-14 U69-4 P15-6
    46
              J15-46 J14-46 J13-46 J12-46 U68-16 J16-20 U109-12
              U91-5 U66-12 P15-5
    47
               D2
              J15-47 J14-47 J13-47 J12-47 U68-17 J16-19 U109-9
              U91-15 U66-9 P15-4
    48
              J15-48 J14-48 J13-48 J12-48 U68-18 J16-18 U109-7
              U91-4 U66-7 P15-3
    49
               D0
              J15-49 J14-49 J13-49 J12-49 U68-19 J16-17 U109-4
              U91-16 U66-4 P15-2
    50
              +12V
J14 1 50PIN 50 EDG
               IOSEL3*
    1
              U74-12 J14-1
    2
              J15-2 J14-2 J13-2 J12-2 U2-6 U97-38 U98-13
              U101-11 U94-13 U73-38 U75-13 U63-18 U177-13
    3
              J15-3 J14-3 J13-3 J12-3 U2-10 U97-37 U98-14
              U101-10 U177-1 U94-1 U73-37 U75-1 U63-16
               A2
              J15-4 J14-4 J13-4 J12-4 U5-6 U101-9 U97-36
              U177-2 U94-2 U75-2 U73-36 U63-14
    5
               A3
              J15-5 J14-5 J13-5 J12-5 U5-10 U109-1 U111-1
              U97-35 U177-3 U94-3 U75-3 U73-35 U63-12
               A4
```

```
apple computer " "
            J15-6 J14-6 J13-6 J12-6 U9-6 U77-1 U76-1
            U112-2 U63-9
  7
             A5
            J15-7 J14-7 J13-7 J12-7 U9-10 U76-2 U77-2
            U112-3 U63-7
  8
             A6
            J15-8 J14-8 J13-8 J12-8 U2-4 U77-3 U76-3
            U71-10 U63-5 U71-11
  9
             A7
            J15-9 J14-9 J13-9 J12-9 U13-10 U77-4 U76-6
            U71-7 U63-3
  10
            A8
            J15-10 J14-10 J13-10 J12-10 U67-4 U74-1 U71-6
            U2-12 U13-6 U13-4
  11
            A9
            J15-11 J14-11 J13-11 J12-11 U5-4 U74-2 U71-5
            U67-7
  12
            A10
            J15-12 J14-12 J13-12 J12-12 U128-1 U74-3 U71-4
           U67-9
 13
            A11
            J15-13 J14-13 J13-13 J12-13 U128-12 U6-6 U71-3
           U150-13 U74-5 U67-12 U3-5 U174-5
 14
            A12
            J15-14 J14-14 J13-14 J12-14 U9-12 U155-11 U165-14
           U70-4 U71-2 U174-6
 15
            A13
            J15-15 J14-15 J13-15 J12-15 U128-4 U155-12 U165-15
           U71-1 U70-7 U6-5 U3-6 U174-7
 16
            A14
           J15-16 J14-16 J13-16 J12-16 U3-7 U147-4 U70-9
           U6-16 U174-4
 17
            A15
           J15-17 J14-17 J13-17 J12-17 U3-4 U147-3 U70-12
           U174-16 U6-7
 18
            R/W*
           J15-18 J14-18 J13-18 J12-18 U3-3 U136-9 U180-17
           U176-6 U165-11 U160-11
 19
            PHO
           J15-19 U136-11 J14-19 J13-19 J12-19 U124-5 U65-37
           R96-1
 20
            IOSTRB*
           J15-20 U150-12 J14-20 J13-20 J12-20
 21
            RDY
           J15-21 U164-8 J14-21 J13-21 J12-21 P14-4 U65-2
 22
            TSADB*
           J15-22 J12-22 J14-22 J13-22 U163-3 P14-3
 23
            SPARE2
           J15-23 J12-23 J14-23 J13-23
 24
           SPARE 1
           J15-24 J12-24 J14-24 J13-24
 25
           +5V
```

mapple computer inc.

```
26
27
           DMAOK
          U144-8 J12-27 J15-27 J14-27 J13-27
28
          U176-2 J12-28 J15-28 J14-28 J13-28 U163-5 P14-2
          U153-9
29
           IONMI*
          J15-29 U97-17 J14-29 J13-29 U139-13 J12-29
30
           IRO3*
          U97-7 J14-30 P2-4 U148-4
           IORESET*
31
          J12-31 J13-31 J14-31 J15-31 P14-6 U164-2 U164-4
          U96-4 U94-15
32
           INH*
          J15-32 J14-32 J13-32 J12-32 U176-4 U165-13 P14-5
33
          -12V
34
          -5V
35
           SYNC
          U65-7 U136-1 J15-35 U174-3 J14-35 J13-35 J12-35
36
          J15-36 J14-36 J13-36 J12-36 U141-9 U119-2 U146-12
          U90-14
37
          Q3
          J14-37 U85-3 J15-37 J13-37 J12-37 U117-12 R93-1
          U154-2
38
           PRE1M*
          J12-38 J13-38 J14-38 J15-38 U123-6 R95-1
39
           C02X*
          J15-39 U77-13 J14-39 J13-39 J12-39
40
           PREIM
          J12-40 J13-40 J14-40 J15-40 U119-12 U73-25 U123-5
          U97-25 U139-10 R94-1
41
           DEVSEL3*
          J14-41 U76-12
42
           D7
          J15-42 J14-42 J13-42 J12-42 U68-12 J16-24 U111-12
          U101-5 U91-7 U69-12 P15-9
43
           D6
          J15-43 J14-43 J13-43 J12-43 U68-13 J16-23 U111-9
          U91-13 U69-9 P15-8
44
          D5
          J15-44 J14-44 J13-44 J12-44 U68-14 J16-22 U111-7
          U91-6 U69-7 P15-7
45
          D4
          J15-45 J14-45 J13-45 J12-45 U68-15 J16-21 U111-4
          U91-14 U69-4 P15-6
46
          J15-46 J14-46 J13-46 J12-46 U68-16 J16-20 U109-12
          U91-5 U66-12 P15-5
47
          D2
          J15-47 J14-47 J13-47 J12-47 U68-17 J16-19 U109-9
          U91-15 U66-9 P15-4
```

capple computer inc.

```
48
              J15-48 J14-48 J13-48 J12-48 U68-18 J16-18 U109-7
              U91-4 U66-7 P15-3
    49
               DO
              J15-49 J14-49 J13-49 J12-49 U68-19 J16-17 U109-4
              U91-16 U66-4 P15-2
    50
              +12V
J15 1 50PIN 50 EDG
    ı
               IOSEL4*
              U74-11 J15-1
    2
               A0
              J15-2 J14-2 J13-2 J12-2 U2-6 U97-38 U98-13
              U101-11 U94-13 U73-38 U75-13 U63-18 U177-13
    3
              J15-3 J14-3 J13-3 J12-3 U2-10 U97-37 U98-14
              U101-10 U177-1 U94-1 U73-37 U75-1 U63-16
    4
               A2
              J15-4 J14-4 J13-4 J12-4 U5-6 U101-9 U97-36
              U177-2 U94-2 U75-2 U73-36 U63-14
    5
               A3
              J15-5 J14-5 J13-5 J12-5 U5-10 U109-1 U111-1
              U97-35 U177-3 U94-3 U75-3 U73-35 U63-12
    6
              A4
              J15-6 J14-6 J13-6 J12-6 U9-6 U77-1 U76-1
              U112-2 U63-9
   7
              A5
              J15-7 J14-7 J13-7 J12-7 U9-10 U76-2 U77-2
              U112-3 U63-7
   8
              A6
              J15-8 J14-8 J13-8 J12-8 U2-4 U77-3 U76-3
             U71-10 U63-5 U71-11
   9
              A7
             J15-9 J14-9 J13-9 J12-9 U13-10 U77-4 U76-6
             U71-7 U63-3
   10
              A8
             J15-10 J14-10 J13-10 J12-10 U67-4 U74-1 U71-6
             U2-12 U13-6 U13-4
   11
              A9
             J15-11 J14-11 J13-11 J12-11 U5-4 U74-2 U71-5
             U67-7
   12
              A10
             J15-12 J14-12 J13-12 J12-12 U128-1 U74-3 U71-4
             U67-9
   13
              All
             J15-13 J14-13 J13-13 J12-13 U128-12 U6-6 U71-3
             U150-13 U74-5 U67-12 U3-5 U174-5
   14
              A12
             J15-14 J14-14 J13-14 J12-14 U9-12 U155-11 U165-14
             U70-4 U71-2 U174-6
   15
             A13
             J15-15 J14-15 J13-15 J12-15 U128-4 U155-12 U165-15
```

ppple computer inc.

```
U71-1 U70-7 U6-5 U3-6 U174-7
16
           A14
          J15-16 J14-16 J13-16 J12-16 U3-7 U147-4 U70-9
          U6-16 U174-4
17
           A15
          J15-17 J14-17 J13-17 J12-17 U3-4 U147-3 U70-12
          U174-16 U6-7
18
           R/W*
          J15-18 J14-18 J13-18 J12-18 U3-3 U136-9 U180-17
          U176-6 U165-11 U160-11
19
           BHO
          J15-19 U136-11 J14-19 J13-19 J12-19 U124-5 U65-37
          R96-1
20
           IOSTRB*
          J15-20 U150-12 J14-20 J13-20 J12-20
21
           RDY
          J15-21 U164-8 J14-21 J13-21 J12-21 P14-4 U65-2
22
           TSADB*
          J15-22 J12-22 J14-22 J13-22 U163-3 P14-3
23
           SPARE2
          J15-23 J12-23 J14-23 J13-23
24
           SPARE1
          J15-24 J12-24 J14-24 J13-24
25
          +5V
          GND
26
27
           DMAOK
          U144-8 J12-27 J15-27 J14-27 J13-27
28
           DMAI*
          U176-2 J12-28 J15-28 J14-28 J13-28 U163-5 P14-2
          U153-9
           IONMI*
29
          J15-29 U97-17 J14-29 J13-29 U139-13 J12-29
30
           IRQ4*
          U97-6 J15-30 P2-3 U148-5
31
           IORESET*
          J12-31 J13-31 J14-31 J15-31 P14-6 U164-2 U164-4
          U96-4 U94-15
32
           INH*
          J15-32 J14-32 J13-32 J12-32 U176-4 U165-13 P14-5
33
          -12V
34
          -5V
35
           SYNC
          U65-7 U136-1 J15-35 U174-3 J14-35 J13-35 J12-35
36
           C7M
          J15-36 J14-36 J13-36 J12-36 U141-9 U119-2 U146-12
          U90-14
37
           Q3
          J14-37 U85-3 J15-37 J13-37 J12-37 U117-12 R93-1
          U154-2
38
           PRE 1M*
          J12-38 J13-38 J14-38 J15-38 U123-6 R95-1
39
           C02X*
```

apple computer inc. J15-39 U77-13 J14-39 J13-39 J12-39 40 PREIM J12-40 J13-40 J14-40 J15-40 U119-12 U73-25 U123-5 U97-25 U139-10 R94-1 41 DEVSEL4* J15-41 U76-11 42 D7 J15-42 J14-42 J13-42 J12-42 U68-12 J16-24 U111-12 U101-5 U91-7 U69-12 P15-9 43 D6 J15-43 J14-43 J13-43 J12-43 U68-13 J16-23 U111-9 U91-13 U69-9 P15-8 44 **D5** J15-44 J14-44 J13-44 J12-44 U68-14 J16-22 U111-7 U91-6 U69-7 P15-7 45 **D4** J15-45 J14-45 J13-45 J12-45 U68-15 J16-21 U111-4 U91-14 U69-4 P15-6 46 **D3** J15-46 J14-46 J13-46 J12-46 U68-16 J16-20 U109-12 U91-5 U66-12 P15-5 47 D2 J15-47 J14-47 J13-47 J12-47 U68-17 J16-19 U109-9 U91-15 U66-9 P15-4 48 Dl J15-48 J14-48 J13-48 J12-48 U68-18 J16-18 U109-7 U91-4 U66-7 P15-3 49 DO J15-49 J14-49 J13-49 J12-49 U68-19 J16-17 U109-4 U91-16 U66-4 P15-2 50 +127 J16 1 25PIN 25 LNGMOLEX 1 DBO J16-1 U66-3 U80-13 DB1 2 J16-2 U66-6 U80-8 3 DB2 J16-3 U66-10 U80-14 DB3 J16-4 U66-13 U80-7 5 DB4 J16-5 U69-3 U80-17 6 DB5 J16-6 U69-6 U80-4 7 DB6 J16-7 U69-10 U80-18 8 DB7 J16-8 U69-13 U80-3 DAO J16-9 U10-4 U84-13 U66-2 10 DAl

```
popla computar inc.
               J16-10 U10-5 U84-8 U66-5
    11
               DA2
               J16-11 U10-12 U84-14 U66-11
    12
               DA3
               J16-12 U66-14 U84-7
    13
               DA4
               J16-13 U69-2 U84-17
    14
               DA5
               J16-14 U69-5 U84-4
               DA6
    15
              J16-15 U69-11 U84-18
    16
               DA7
              J16-16 U153-5 U84-3 U69-14
    17
               J15-49 J14-49 J13-49 J12-49 U68-19 J16-17 U109-4
              U91-16 U66-4 P15-2
    13
               Dl
               J15-48 J14-48 J13-48 J12-48 U68-18 J16-18 U109-7
              U91-4 U66-7 P15-3
   - 19
               D2
               J15-47 J14-47 J13-47 J12-47 U68-17 J16-19 U109-9
              U91-15 U66-9 P15-4
    20
               J15-46 J14-46 J13-46 J12-46 U68-16 J16-20 U109-12
              U91-5 U66-12 P15-5
    21
               D4
              J15-45 J14-45 J13-45 J12-45 U68-15 J16-21 U111-4
              U91-14 U69-4 P15-6
    22
              J15-44 J14-44 J13-44 J12-44 U68-14 J16-22 U111-7
              U91-6 U69-7 P15-7
    23
              J15-43 J14-43 J13-43 J12-43 U68-13 J16-23 U111-9
              U91-13 U69-9 P15-8
    24
               D7
              J15-42 J14-42 J13-42 J12-42 U68-12 J16-24 U111-12
              U101-5 U91-7 U69-12 P15-9
    25
              CND
J17 1 25PIN 25 LNGMOLEX
              GND
    2
              +5V
              +12V
    3
    4
               AR6
              J17-4 U13-9 P16-5
    5
               AR5
              R99-2 J17-5
    6
               AR4
              J17-6 U9-7 P16-6
    7
               AR3
              J17-7 U5-9 P16-3
               AR2
```

```
apple computer inc.
               J17-8 U5-7 P16-2
     9
                ARI
               R98-2 J17-9
     10
                AR0
               R97-2 J17-10
                RAMR/W*
     11
               J17-11 U150-8
     12
                RAS0.3*
               J17-12 R58-2 B1-2
     13
                RAS1.2*
               J17-13 R59-2
     14
                RAS4.5*
               J17-14 R60-2
     15
                RAS6.7*
               J17-15 R61-2
     16
               -5V
     17
                CASO*
               J17-17 U4-2
     18
                CAS1*
               J17-18 U4-5
     19
                CAS2*
               J17-19 U4-6
    20
                CAS3*
               J17-20 U4-9
    21
                CAS4,6*
               J17-21 U4-12
    22
                CAS5,7*
               U4-15 J17-22
    23
               AX*
               U124-8 U2-2 U13-2 U9-2 U5-2 J17-23
    24
               AR7
               U13-7 J17-24
    25
               GND
J19 1 3PIN 3 MOLEX H14
    1
               UUTSUNK*
               J19-1 U118-9 U162-8 U120-9
    2
               FIELDOUT
               U126-19 J19-2
    3
               FIELDIN
               J19-3 U121-18 R63-1
J20 1 10PIN 10 MOLEX H1
    1
               SYNCH
               J20-1 P17-10 U126-5 P3-2 P4-6
    2
                RGB2
               J20-2 P17-6 P4-3 P3-4 P10-6 U90-5 U90-13
              U89-10
    3
               C3.5M
               U132-10 U141-10 U146-13 U119-7 J20-3
               RGB4
               P4-4 P17-4 P3-5 P10-7 U90-4 U90-10 U89-7
```

```
sopie computer inc.
               J20-4
                RGB8
               J20-5 P4-5 P17-2 P3-6 P10-3 U90-11 U90-3
               U89-2
               U89-15 P17-8 P4-2 P3-3 J20-6 P10-4 U90-6
               U90-12
     7
                FORCPAGE
               U87-6 P10-2 J20-7
     8
                COLRGATE
               J20-8 U147-2 U126-6
     9
                COLORKILL*
               U147-13 U87-11 J20-9
     10
               GND
J21 1 5PIN 5 MOLEX B14
               HPEDIS
     1
               U135-2 J21-1 R54-1
     2
               C14M*
               U141-13 U146-8 U124-11 J21-2
     3
               UUTRST*
               U124-13 U119-1 U123-1 R53-2 U114-1 J21-3 U116-1
               U120-1 U118-1 U117-1
               UUTUPRST
               R92-2 U162-11 J21-4 U164-3
     5
               CND
L1 5 27U 2 L1 M10
              P3-9 R55-2 C5-1 L1-1
     1
    2
               GNDF
L2 1 30U 2 FIL1 M7
    1
               +5V
    2
               +5FV
L3 1 10U 2 FIL2 L7
               -5V
    1
    2
               -5FV
L4 1 30U 2 FIL1 M7
               +12V
    1
    2
               +12FV
L5 1 10U 2 FIL2 L7
               -12V
    2
               -12FV
Q1 4 3904 3 TR1 C1
               U72-24 Q1-1 X1-2
    2
              Q1-2 R5-2
    3
               +5V
```

15,25

```
tappië computer inc.
Q2 4 3906 3 TR1 C1
     1
               Q2-1 C1-1 R4-2
               +5V
     3
               Q3-2 Q2-3 R101-1
Q3 4 3904 3 TR1 B1
               GND
               Q3-2 Q2-3 R101-1
     3
                PWRDN*
               U72-23 Q3-3 C2-1 R6-2
Q4 5 3904 3 TRI M7
               R15-1 Q4-1 R16-1
     1
     2
               P4-1 Q4-2
     3
               +5V
Q9 8 MPSU51 3 TR1 L14
     1
             . +5FV
     2
                KVCC
               J7-3 Q9-2
               Q9-3 R43-1 U111-10
     3
Q10 9 4258 3 TRI B13
               Q11-1 R48-2 Q10-1
Q10-2 R90-2 R91-1 C23-1 R49-1
    1
               R52-1 Q10-3 Y1-1
Q11 9 4258 3 TR1 B13
               Q11-1 R48-2 Q10-1
    2
               Y1-2 Q11-2 R49-2
               Q11-3 R51-1 U146-10 U146-5 U146-2
Q12 5 3904 3 TR1 L7
    1
              R12-1 R13-1 Q12-1
               P3-1 Q12-2
    3
              +5V
P1 2 1K 10 SIP10 C14
    2
               PCAS4,6*
               U4-13 U6-14 P1-2
    3
               PCAS1*
              P1-3 U4-4 U6-12 U128-10
    4
               PCAS2*
              P1-4 U4-7 U6-11
    5
               PCAS5,7*
              U4-14 P1-5 U6-13
    6
               PCAS3*
              U128-2 U128-13 P1-6 U3-11 U4-8
    7
              PCASO*
```

```
apple computer inc.
               P1-7 U4-3 U3-14
                PUSELB
     8
               U4-17 P1-8 U3-13
                PCASO,3*
               P1-9 U3-12 B1-1
               NO CONNECTION
P2 4 1K 8 SIP8 J4
     1
     2
               NO CONNECTION
     3
                IRQ4*
               U97-6 J15-30 P2-3 U148-5
                IRQ3*
               U97-7 J14-30 P2-4 U148-4
     5
               NO CONNECTION
     6
                IRQ2*
               U101-15 J13-30 P2-6 U148-2
     7
                IRQ1*
               U101-14 J12-30 P2-7 U148-1
     8
               NO CONNECTION
P3 5 SP3 10 SIP10 L9
     1
               P3-1 Q12-2
     2
                SYNCH
               J20-1 P17-10 U126-5 P3-2 P4-6
     3
               U89-15 P17-8 P4-2 P3-3 J20-6 P10-4 U90-6
               U90-12
                RGB2
               J20-2 P17-6 P4-3 P3-4 P10-6 U90-5 U90-13
               U89-10
     5
                RGB4
               P4-4 P17-4 P3-5 P10-7 U90-4 U90-10 U89-7
               J20-4
               RGB8
               J20-5 P4-5 P17-2 P3-6 P10-3 U90-11 U90-3
               U89-2
    7
               NTSCA
               P3-7 U90-7
    8
                NTSCB
               P3-8 U163-8
    9
               P3-9 R55-2 C5-1 L1-1
    10
               NO CONNECTION
P4 5 SP4 8 SIP8 M8
    1
               P4-1 Q4-2
    2
               RGB1
               U89-15 P17-8 P4-2 P3-3 J20-6 P10-4 U90-6
               U90-12
    3
               RGB2
               J20-2 P17-6 P4-3 P3-4 P10-6 U90-5 U90-13
               U89-10
```

```
apple compates inc.
              P4-4 P17-4 P3-5 P10-7 U90-4 U90-10 U89-7
              J20-4
               RGB8
              J20-5 P4-5 P17-2 P3-6 P10-3 U90-11 U90-3
              U89-2
               SYNCH
              J20-1 P17-10 U126-5 P3-2 P4-6
    7
              NO CONNECTION
              +50
    8
P8 5 1K 6 SIP6 F4
              +5V
    1
    2
              NO CONNECTION
    3
               DX5
              U89-12 U86-5 P8-3
               DX4
               U89-13 U86-16 P8-4
    5
               DX6
               U89-5 U86-19 P8-5
               DX7
    6
               U89-4 U86-2 P8-6
P9 7 SP9 8 SIP8 C5
    1
                SUMSND
               R35-2 P9-1 C10-1 R78-2
               SND5
               P9-2 U97-15
    3
               SND4
               P9-3 U97-14
               SND3
               P9-4 U97-13
    5
               SND2
               P9-5 U97-12
    6
               SNDI
               P9-6 U97-11
    7
               SNDO
               P9-7 U97-10
    8
               +50
P10 5 1K 8 SIP8 G4
               +57
    1
     2
               FORCPAGE
               U87-6 P10-2 J20-7
     3
               RGB8
               J20-5 P4-5 P17-2 P3-6 P10-3 U90-11 U90-3
               U89-2
               RGB1
               U89-15 P17-8 P4-2 P3-3 J20-6 P10-4 U90-6
               U90-12
               NO CONNECTION
     5
                RGB2
                                   15.28
```

capple computer inc.

```
J20-2 P17-6 P4-3 P3-4 P10-6 U90-5 U90-13
               U89-10
    7
                RGB4
               P4-4 P17-4 P3-5 P10-7 U90-4 U90-10 U89-7
               J20-4
               NO CONNECTION
P11 8 1K 8 SIP8 L14
               +5FV
    2
                CONTROL*
               J7-11 U179-13 U107-28 U109-10 P11-2
                CAPLCK*
               J7-9 P11-3 U109-13
                APPLE1*
               J7-7 P11-4 U111-3
                APPLEII*
    5
               J7-5 P11-5 U106-12 U164-5
                SHIFT*
               J7-24 P11-6 U107-29
    7
               NO CONNECTION
    8
               NO CONNECTION
P13 5 1K 6 SIP6 G3
    1
               GND
    2
                DXO
               U88-14 U86-12 P13-2
    3
                DX2
               U88-5 U86-15 P13-3
    4
                DX3
               U88-2 U86-6 P13-4
    5
                DX1
               U88-11 U86-9 P13-5
    6
               NO CONNECTION
P14 3-4-8 1K 6 SIP6 M1
               +57
    2
                DMAI*
               U176-2 J12-28 J15-28 J14-28 J13-28 U163-5 P14-2
               U153-9
                TSADB*
               J15-22 J12-22 J14-22 J13-22 U163-3 P14-3
               J15-21 U164-8 J14-21 J13-21 J12-21 P14-4 U65-2
    5
                INH*
               J15-32 J14-32 J13-32 J12-32 U176-4 U165-13 P14-5
                IORESET*
               J12-31 J13-31 J14-31 J15-31 P14-6 U164-2 U164-4
               U96-4 U94-15
P15 3 3.3K 10 SIP10 C3
    1
               +5V
    2
                DO
```

```
apple computer inc.
               J15-49 J14-49 J13-49 J12-49 U68-19 J16-17 U109-4
               U91-16 U66-4 P15-2
    3
               Dl
               J15-48 J14-48 J13-48 J12-48 U68-18 J16-18 U109-7
               U91-4 U66-7 P15-3
               D2
               J15-47 J14-47 J13-47 J12-47 U68-17 J16-19 U109-9
               U91-15 U66-9 P15-4
    5
               J15-46 J14-46 J13-46 J12-46 U68-16 J16-20 U109-12
               U91-5 U66-12 P15-5
    6
               D4
               J15-45 J14-45 J13-45 J12-45 U68-15 J16-21 U111-4
              U91-14 U69-4 P15-6
    7
               J15-44 J14-44 J13-44 J12-44 U68-14 J16-22 U111-7
               U91-6 U69-7 P15-7
    8
               D6
               J15-43 J14-43 J13-43 J12-43 U68-13 J16-23 U111-9
              U91-13 U69-9 P15-8
    9
               D7
               J15-42 J14-42 J13-42 J12-42 U68-12 J16-24 U111-12
              U101-5 U91-7 U69-12 P15-9
    10
              NO CONNECTION
P16 2 330 8 SIP8 F13
    1
              +50 .
    2
               AR2
               J17-8 U5-7 P16-2
    3
               AR3
              J17-7 U5-9 P16-3
    4
               ARO
               P16-4 R97-1 U2-7
    5
               AR6
              J17-4 U13-9 P16-5
    6
               AR4
              J17-6 U9-7 P16-6
    7
               AR5
              R99-1 U9-9 P16-7
    8
               AR1
              P16-8 R98-1 U2-9
P17 5 75 10 SIP10 M9
    1
               XRGB8
               J5-10 P17-1 P18-2
               J20-5 P4-5 P17-2 P3-6 P10-3 U90-11 U90-3
              U89-2
    3
               XRGB4
              J5-2 P17-3 P18-3
               RGB4
               P4-4 P17-4 P3-5 P10-7 U90-4 U90-10 U89-7
```

```
apple computer inc.
               J20-4
                XRGB2
     5
               J5-9 P17-5 P18-4
                RGB2
     6
               J20-2 P17-6 P4-3 P3-4 P10-6 U90-5 U90-13
               U89-10
     7
                XRGB1
               J5-5 P17-7 P18-5
                RGB1
     8
               U89-15 P17-8 P4-2 P3-3 J20-6 P10-4 U90-6
               U90-12
     9
                XSYNC
               J5-3 P17-9 P18-6
     10
                SYNCH
               J20-1 P17-10 U126-5 P3-2 P4-6
P18 5 220P 8 SIP8 M9
               GNDF
     2
                XRGB8
               J5-10 P17-1 P18-2
                XRGB4
               J5-2 P17-3 P18-3
                XRGB2
               J5-9 P17-5 P18-4
     5
                XRGB1
               J5-5 P17-7 P18-5
                XSYNC
               J5-3 P17-9 P18-6
    7
                B&WVID
               J5-11 R15-2 J10-1 P18-7
    8
                NTSC
               J5-12 R12-2 P18-8
P19 4 3.3K 10 SIP10 B6
    1
               +57
    2
                SELIM
               U180-15 U174-2 U150-3 U73-9 P19-2
    3
               IOEN
               U73-8 P19-3 U147-10
               SCRN
               U154-13 U73-7 P19-4
    5
               RESETLK*
               U179-14 U73-6 P19-5 U139-5
    6
               RWPR
               U73-5 P19-6 U180-16
    7
               PRIMSTK
               U73-4 P19-7 U158-9
    8
               ROMSEL2
               U73-3 U64-21 P19-8
    9
               ROMSEL1
               U165-10 U73-2 P19-9
    10
               PH2M
                                  15.31
```

papple computer inc.

```
P19-10 U141-5 U65-39 U176-17
R4 4 100K 2 QW A2
               +5V
     2
              Q2-1 C1-1 R4-2
R5 4 47K 2 QW C2
               +12V
               Q1-2 R5-2
R6 4 470K 2 QW A2
               +5V
                PWRDN*
               U72-23 Q3-3 C2-1 R6-2
R9 4 3.3M 2 QW A2
              R9-1 T1-1 X1-1 U105-10
    2
              GND
R12 5 47 2 QW N6
              R12-1 R13-1 Q12-1
    1
    2
              NTSC
              J5-12 R12-2 P18-8
R13 5 75 2 QW N6
    1
            R12-1 R13-1 Q12-1
    2
              GND
R15 5 47 2 QW M6
    1 R15-1 Q4-1 R16-1
    2
              B&WVID
              J5-11 R15-2 J10-1 P18-7
R16 5 75 2 · QW N5
              R15-1 Q4-1 R16-1
    2
              GND
R31 6 47K 2 QW N14
               DTIM
              R31-1 U164-10 C7-2 U96-2 U96-6
    2
              +5V
R34 7 3K 2 QW N5
              EXTSPK1
              J11-1 R34-1
              C78-1 U103-2 R34-2 R36-1
R35 7 4.7K 2 QW G6
               AIISPKR
              R35-1 U173-9
               SUMSND
              R35-2 P9-1 C10-1 R78-2
```

capple computer inc.

```
R36 7 1K 2 QW M12
              C78-1 U103-2 R34-2 R36-1
     2
              GND
R37 7 4.3K 2 QW L9
               +127
              U105-8 R37-2 R38-1 C76-1
R38 7 1.1K 2 QW L9
              U105-8 R37-2 R38-1 C76-1
              GND
R39 7 1.2M 2 QW L9
              +12V
              U105-6 R39-2 C9-1
R40 8 1M 2 QW L11
               ANYKEY
               U107-4 R40-1 X2-2 U106-11 U109-3
              U96-13 U96-12 U96-8 R40-2 X2-1 C18-1 C17-1
              X3-1 C75-1
R43 8 1K 2 QW G13
              Q9-3 R43-1 U111-10
    1
    2
              GND
R44 8 2.2M 2 QW A6
    2
               UPRST*
              C20-1 U113-6 U113-2 R44-2 X4-2 X6-1
R45 8 15K 2 QW A5
             +5V
    1
    2
              U113-13 R45-2 R46-1
R46 8 3.3M 2 QW A5
              U113-13 R45-2 R46-1
    1
              U113-8 R46-2 U113-12 C21-1
    2
R47 8 100K 2 QW H14
             U107-3 R47-1
    1
              U107-2 C16-2 R47-2
    2
R48 9 180 2 QW A13
    1
             +12V
              Q11-1 R48-2 Q10-1
R49 9 47 2 QW A13
              Q10-2 R90-2 R91-1 C23-1 R49-1
    1
    2
              Y1-2 Q11-2 R49-2
```

mappie computer inc.

```
R51 9 75 2 QW A13
                Q11-3 R51-1 U146-10 U146-5 U146-2
  R52 9 47 2 QW A12
               R52-1 Q10-3 Y1-1
              NO CONNECTION
  R53 9 1K 2 QW C14
                +57
                UUTRST*
                U124-13 U119-1 U123-1 R53-2 U114-1 J21-3 U116-1
                U120-1 U118-1 U117-1
  R54 9 1K 2 QW C9
               HPEDIS
      1
               U135-2 J21-1 R54-1
      2
               GND
  R55 5 1K 2 QW K8
      1
                COLORBURST
                R55-1 U147-12
               P3-9 R55-2 C5-1 L1-1
      2
R57 7 10K 2 QW L8
                +5V
      1
      2
                PDLOT*
                U101-13 U105-7 R57-2
 R58 2 27 2 QW C14
      1
               RRASO.3*
                R58-1 U12-3
      2
               RAS0.3*
                J17-12 R58-2 B1-2
 R59 2 27 2 QW C14
                RRAS1.2*
      1
                R59-1 U12-6
                RAS1.2*
                J17-13 R59-2
 R60 2 27 2 QW E12
      1
                RRAS4.5*
                R60-1 U12-8
                RAS4.5*
                J17-14 R60-2
 R61 2 27 2 QW D12
                RRAS6.7*
                R61-1 U12-11
```

applie computer inc. RAS6.7* J17-15 R61-2 R63 9 3K 2 QW G11 FIELDIN 1 J19-3 U121-18 R63-1 2 GND R65 6 1K 2 QW H9 +57 1 MOTON* 2 U179-1 U92-15 U178-15 R65-2 U164-12 U92-16 R66 6 1K 2 QW L11 U92-9 U91-9 R66-1 1 2 GND R67 6 1K 2 QW L9 +57 U161-11 U92-5 R67-2 2 R68 9 3K 2 QW F7 PCS6522 R68-1 U180-14 CS6522 R68-2 U73-24 C59-1 U97-24 R69 7 33 2 QW M11 AUDIO J9-1 R69-1 R69-2 U103-6 R75 7 1MEG 2 QW A8 +5V 1 C69-2 R75-2 U181-1 U181-2 R76 7 1.5K 2 QW A8 R76-2 R77-1 U181-13 R77 7 6.8K 2 QW A8 R76-2 R77-1 U181-13 R77-2 U181-8 U181-12 C70-1 R78 7 6.8K 2 QW A7

U181-9 R78-1

R35-2 P9-1 C10-1 R78-2

SUMSND

CKIRQ*

+57

15.35

2

1 2

R79 4 3K 2 QW A4

mappie computer inc.

```
U72-13 R79-2 U97-40
R80 8 10K 2 QW M14
               KRESET*
    1
              U139-12 R80-1 C71-1 U179-15 J7-15
              +5V
R81 1 240 2 QW N4
    i
             X7-2 R81-1
    2
              GND
R85 7 3K 2 QW N4
          +5V
    1
              SW1/MGNSWUF
    2
              R85-2 U169-19 U73-39 U101-3
R86 7 1.1K 2 QW J9
              R86-1 U160-6 U161-2
    2 GND
R87 7 15K 2 QW J1
              +12V
    2
               PCTS
              R87-2 U172-15 U100-4
R88 7 15K 2 QW J1
              +127
    1
    2
              PDSR
              R88-2 U172-16 U100-10
R89 7 15K 2 QW J2
             +12V
              PDCD
              R89-2 U172-18 U100-13
R90 9 1.5K 2 QW A13
              Q10-2 R90-2 R91-1 C23-1 R49-1
R91 9 1.1K 2 QW A12
             Q10-2 R90-2 R91-1 C23-1 R49-1
    1
    2
              GND
R92 8 1K 2 QW A4
              TRESET
              U113-5 R92-1
              UUTUPRST
              R92-2 U162-11 J21-4 U164-3
R93 1 120 2 QW L1
              J14-37 U85-3 J15-37 J13-37 J12-37 U117-12 R93-1
                                 15.36
```

dapple computer inc.

```
U154-2
                R93-2 C67-1
R94 1 120 2 QW L1
                 PREIM
                J12-40 J13-40 J14-40 J15-40 U119-12 U73-25 U123-5 U97-25 U139-10 R94-1 R94-2 C68-1
R95 1 120 2 QW L1
                 PREIM*
                J12-38 J13-38 J14-38 J15-38 U123-6 R95-1 R95-2 C77-1
R96 1 120 2 QW M5
                 PHO
                J15-19 U136-11 J14-19 J13-19 J12-19 U124-5 U65-37
                R96-1
     2
                R96-2 C66-1
R97 2 33 2 QW E13
                 ARO
                P16-4 R97-1 U2-7
                 ARO
                R97-2 J17-10
R98 2 33 2 QW E13
                ARl
     1
                P16-8 R98-1 U2-9
                 AR 1
                R98-2 J17-9
R99 2 33 2 QW F12
                AR5
                R99-1 U9-9 P16-7
                AR5
                R99-2 J17-5
R100 2 100 2 QW D12
                C14M
                U146-6 R100-1 U117-10 U119-9 U79-7 U85-11
                R100-2 C74-1 U4-11
R101 4 100K 2 QW A2
                Q3-2 Q2-3 R101-1
    2
                GND
R102 6 470 2 QW L9
                +50
    1
    2
                Q3*
                U93-9 U136-12 U91-12 U117-11 U117-2 U117-3 U135-12
                U131-5 R102-2 R103-1 U146-1
                                    15.37
```

epiple computer inc.

```
R103 6 300 2 QW L9
               U93-9 U136-12 U91-12 U117-11 U117-2 U117-3 U135-12
               U131-5 R102-2 R103-1 U146-1
               GND
R106 1 1K 2 QW J8
               +57
     1
     2
               S5A
               R106-2 U165-2 U165-3 U165-4 U165-5 U173-4 U173-13
               U173-10
R107 1 1K 2 QW H12
               +57
    1
    2
               S5B
               R107-2 U106-2 U106-4 U106-10 U106-13 U93-1 U114-10
               U114-7 U116-5
R108 1 1K 2 QW D5
    1
               +5V
    2
               S5C
               R108-2 U140-1 U140-4 U140-10 U140-13
R109 1 1K 2 QW A10
               +57
               R109-2 U124-1 U124-4 U124-10 U10-13 U146-4 U123-4
               U123-10 U123-13 U117-4 U117-5 U117-6 U117-7
T1 4 4V 2 BAT G14 .
               R9-1 Ti-1 X1-1 U105-10
    2
               GND
U1 2 LS283 16 E11
    1
                SUM2
               U1-1 U9-5
               U87-19 U1-2 U154-4 U120-12 U1-11
    3
               H4
               U121-5 U1-3 U116-14
               SUM1
               U1-4 U5-11
    5
               Н3
               U114-11 U1-5 U121-6
    6
               ٧3
              U120-13 U1-15 U154-5 U1-6
    7
              GND
    8
              GND
              NO CONNECTION
    10
               SUM4
              U1-10 U2-3
```

```
apple computer inc.
     11
               U87-19 U1-2 U154-4 U120-12 U1-11
     12
               GND
                SUM3
     13
               U1-13 U9-11
     14
                H5
               U121-4 U1-14 U116-13
     15
                V3
               U120-13 U1-15 U154-5 U1-6
               +5V
     16
U2 2 S153 16 F13
               GND
                AX*
     2
               U124-8 U2-2 U13-2 U9-2 U5-2 J17-23
     3
                SUM4
               U1-10 U2-3
                A6
               J15-8 J14-8 J13-8 J12-8 U2-4 U77-3 U76-3 U71-10 U63-5 U71-11
     5
                HO
               U114-14 U2-5
     6
                A0
               J15-2 J14-2 J13-2 J12-2 U2-6 U97-38 U98-13
               U101-11 U94-13 U73-38 U75-13 U63-18 U177-13
    7
                ARO
               P16-4 R97-1 U2-7
    8
               GND
    9
                ARI
               P16-8 R98-1 U2-9
    10
                Al
               J15-3 J14-3 J13-3 J12-3 U2-10 U97-37 U98-14
               U101-10 U177-1 U94-1 U73-37 U75-1 U63-16
    11
               U114-13 U2-11 U155-9
    12
                A8
               J15-10 J14-10 J13-10 J12-10 U67-4 U74-1 U71-6
               U2-12 U13-6 U13-4
    13
               U121-22 U2-13 U118-11 U13-5 U13-3
    14
                AY*
               U13-14 U11-3 U9-14 U5-14 U2-14 U153-3 U6-15
               U3-1
    15
               GND
    16
               +57
U3 2 7643 18 341=0056 C12
                AY*
               U13-14 U11-3 U9-14 U5-14 U2-14 U153-3 U6-15
               U3-1
               RDHIRES
               U175-1 U11-17 U3-2 U6-3 U126-9
                                   15.39
```

```
apple commuter inc.
     3
                R/W*
                J15-18 J14-18 J13-18 J12-18 U3-3 U136-9 U180-17
                U176-6 U165-11 U160-11
     4
                A15
                J15-17 J14-17 J13-17 J12-17 U3-4 U147-3 U70-12
               U174-16 U6-7
     5
                All
                J15-13 J14-13 J13-13 J12-13 U128-12 U6-6 U71-3
               U150-13 U74-5 U67-12 U3-5 U174-5
     6
                A13
               J15-15 J14-15 J13-15 J12-15 U128-4 U155-12 U165-15
               U71-1 U70-7 U6-5 U3-6 U174-7
     7
                A14
               J15-16 J14-16 J13-16 J12-16 U3-7 U147-4 U70-9
               U6-16 U174-4
     8
                Q1
               U6-8 U131-4 U3-8 U124-12 U117-14
               GND
     10
               GND
     11
                PCAS3*
               U128-2 U128-13 P1-6 U3-11 U4-8
     12
               PCASO.3*
               P1-9 U3-12 B1-1
    13
                PUSELB
               U4-17 P1-8 U3-13
    14
                PCASO*
               P1-7 U4-3 U3-14
    15
                PRASO.3
               U128-5 U11-14 U12-1 U3-15 U6-4
    16
               PRAS1.2
               U12-4 U11-13 U3-16
    17
               ABK2
               U6-1 U11-6 U10-7 U3-17
    18
              +5V
U4 2 S374 20 D13
    1
               GND
    2
               CASO*
              J17-17 U4-2
               PCASO*
              P1-7 U4-3 U3-14
               PCAS1*
              P1-3 U4-4 U6-12 U128-10
    5
               CAS1*
              J17-18 U4-5
               CAS2*
              J17-19 U4-6
    7
               PCAS2*
              P1-4 U4-7 U6-11
    8
               PCAS3*
              U128-2 U128-13 P1-6 U3-11 U4-8
    9
               CAS3*
```

apple computer inc. J17-20 U4-9 10 GND 11 R100-2 C74-1 U4-11 CAS4,6* 12 J17-21 U4-12 PCAS4,6* 13 U4-13 U6-14 P1-2 PCAS5,7* 14 U4-14 P1-5 U6-13 15 CAS5,7* U4-15 J17-22 USELB 16 U4-16 U66-1 U69-1 17 PUSELB U4-17 P1-8 U3-13 18 NO CONNECTION 19 NO CONNECTION 20 +5V U5 2 S153 16 E12 GND 1 2 AX* U124-8 U2-2 U13-2 U9-2 U5-2 J17-23 V2*V5 3 U121-8 U154-8 U5-3 4 A9 J15-11 J14-11 J13-11 J12-11 U5-4 U74-2 U71-5 U67-7 5 H2 U121-7 U5-5 U114-12 U85-8 6 **A2** J15-4 J14-4 J13-4 J12-4 U5-6 U101-9 U97-36 U177-2 U94-2 U75-2 U73-36 U63-14 7 AR2 J17-8 U5-7 P16-2 8 GND 9 AR3 J17-7 U5-9 P16-3 10 J15-5 J14-5 J13-5 J12-5 U5-10 U109-1 U111-1 U97-35 U177-3 U94-3 U75-3 U73-35 U63-12 11 SUMI U1-4 U5-11 12 U5-12 U128-3 13 U101-12 U175-14 U5-13 14 U13-14 U11-3 U9-14 U5-14 U2-14 U153-3 U6-15 U3-1 15 GND 16 +57

```
inpple computer :::
U6 2 7643 18 341-0042 C13
                ABK2
               U6-1 U11-6 U10-7 U3-17
     2
                ABK1
               U6-2 U11-5 U10-2
     3
                RDHIRES
               U175-1 U11-17 U3-2 U6-3 U126-9
     4
               PRASO.3
               U128-5 U11-14 U12-1 U3-15 U6-4
     5
                A13
               J15-15 J14-15 J13-15 J12-15 U128-4 U155-12 U165-15
               U71-1 U70-7 U6-5 U3-6 U174-7
     6
               All
               J15-13 J14-13 J13-13 J12-13 U128-12 U6-6 U71-3
               U150-13 U74-5 U67-12 U3-5 U174-5
     7
               A15
               J15-17 J14-17 J13-17 J12-17 U3-4 U147-3 U70-12
               U174-16 U6-7
     8
               Q1
               U6-8 U131-4 U3-8 U124-12 U117-14
     9
               GND
     10
               GND
    11
               PCAS2*
               P1-4 U4-7 U6-11
    12
               PCAS1*
               P1-3 U4-4 U6-12 U128-10
    13
               PCAS5,7*
               U4-14 P1-5 U6-13
    14
               PCAS4,6*
               U4-13 U6-14 P1-2
    15
              U13-14 U11-3 U9-14 U5-14 U2-14 U153-3 U6-15
              U3-1
    16
               A14
              J15-16 J14-16 J13-16 J12-16 U3-7 U147-4 U70-9
              U6-16 U174-4
    17
              U6-17 U11-7 U10-10
    18
              +5V
U9 2 S153 16 F12
    1
              GND
    2
               AX*
              U124-8 U2-2 U13-2 U9-2 U5-2 J17-23
               MUX2
              U9-3 U175-13
              U9-4 U128-11
    5
               SUM2
              U1-1 U9-5
               A4
              J15-6 J14-6 J13-6 J12-6 U9-6 U77-1 U76-1
              U112-2 U63-9
```

capple computer inc.

```
7
               AR4
               J17-6 U9-7 P16-6
    8
               GND
    9
                AR5
               R99-1 U9-9 P16-7
    10
                A5
               J15-7 J14-7 J13-7 J12-7 U9-10 U76-2 U77-2
               U112-3 U63-7
    11
                SUM3
               U1-13 U9-11
                A12
    12
               J15-14 J14-14 J13-14 J12-14 U9-12 U155-11 U165-14
               U70-4 U71-2 U174-6
    13
               MUX3
               U9-13 U175-12
               AY*
    14
               U13-14 U11-3 U9-14 U5-14 U2-14 U153-3 U6-15
               U3-1
    15
               GND
               +57
    16
U10 2 LS399 16 A9
               U10-1 U153-6
    1
    2
                ABK1
               U6-2 U11-5 U10-2
                BKSW1
               U97-2 U10-3
                DAO
               J16-9 U10-4 U84-13 U66-2
    5
                DAl
               J16-10 U10-5 U84-8 U66-5
    6
                BKSW2
               U97-3 U10-6
    7
                ABK2
               U6-1 U11-6 U10-7 U3-17
    8
               GND
    9
                CLKBK
               U136-8 U10-9
    10
                ABK3
               U6-17 U11-7 U10-10
    11
                BKSW3
               U97-4 U10-11
    12
                DA2
               J16-11 U10-12 U84-14 U66-11
               R109-2 U124-1 U124-4 U124-10 U10-13 U146-4 U123-4
               U123-10 U123-13 U117-4 U117-5 U117-6 U117-7
    14
    15
               ABK4
               U11-15 U174-1 U10-15 U158-10
    16
               +57
```

capple computer inc.

```
U11 2 7643 18 341-0044 C11
                ZPAGE*
               U11-1 U174-15 U67-1 U131-8 U70-1
     2
                PA8
               U11-2 U174-17 U67-3 U158-6
     3
               AY*
               U13-14 U11-3 U9-14 U5-14 U2-14 U153-3 U6-15
               U3-1
                PA15
               U135-10 U11-4 U70-13 U65-25
     5
                ABK1
               U6-2 U11-5 U10-2
     6
               ABK2
               U6-1 U11-6 U10-7 U3-17
    7
               ABK3
               U6-17 U11-7 U10-10
    8
               GND
    9
               GND
    10
               GND
    11
               PRAS6.7
               U12-12 U11-11
    12
               PRAS4.5
               U12-9 U11-12
    13
                PRASI.2
               U12-4 U11-13 U3-16
    14
                PRASO.3
               U128-5 U11-14 U12-1 U3-15 U6-4
    15
               U11-15 U174-1 U10-15 U158-10
    16
               rfsh
               U158-13 U11-16 U126-2
    17
               RDHIRES
               U175-1 U11-17 U3-2 U6-3 U126-9
    13
               +5V
U12 2 SOO 14 D12
                PRASO.3
    1
               U128-5 U11-14 U12-1 U3-15 U6-4
    2
               U152-13 U150-9 U119-14 U12-2 U12-5 U12-10 U12-13
    3
                RRASO.3*
               R58-1 U12-3
                PRAS1.2
               U12-4 U11-13 U3-16
    5
               RAS
               U152-13 U150-9 U119-14 U12-2 U12-5 U12-10 U12-13
    6
               RRAS1.2*
               R59-1 U12-6
    7
               GND
    8
               RRAS4.5*
               R60-1 U12-8
    9
               PRAS4.5
```

```
apple computer inc.
              U12-9 U11-12
    10
              U152-13 U150-9 U119-14 U12-2 U12-5 U12-10 U12-13
    11
               RRAS6-7*
              R61-1 U12-11
    12
               PRAS6.7
              U12-12 U11-11
              RAS
    13
              U152-13 U150-9 U119-14 U12-2 U12-5 U12-10 U12-13
    14
              +5V
                                 . .
U13 2 S153 16 E13
              GND
    2
               AX*
              U124-8 U2-2 U13-2 U9-3 U5-2 J17-23
              U121-22 U2-13 U118-11 J13-5 U13-3
    4
              J15-10 J14-10 J13-10 J12-10 U67-4 U74-1 U71-6
              U2-12 U13-6 U13-4
    5
               V١
              U121-22 U2-13 U118-11 U13-5 U13-3
    6
              J15-10 J14-10 J13-10 J12-10 U67-4 U74-1 U71-6
              U2-12 U13-6 U13-4
    7
               AR7
              U13-7 J17-24
              GND
    8
    9
               AR6
              J17-4 U13-9 P16-5
    10
               A7
              J15-9 J14-9 J13-9 J12-9 U13-10 U77-4 U76-6
              U71-7 U63-3
    11
               VO
              U121-23 U13-11 UF18-12
              U13-12 U128-8
    12
               PG2*
    13
              U87-9 U13-13
    14
               AY*
              U13-14 U11-3 U9-14 V5-14 U2-14 U153-3 U6-15
              U3-1
              GND
    15
    16
              +57
U63 3 1.5244 20 D6 - 1465279
              U70-15 U163-4 U67-15 U63-19 U63-1
    1
               PAO
    2
              U64-8 U63-2 U65-9
               A7
              J15-9 J14-9 J13-9 J12-9 U13-10 U77-4 U76-6
              U71-7 U63-3
               PAl
```

mapple computer inc.

U64-7 U63-4 U65-10

```
5
               A6
               J15-8 J14-8 J13-8 J12-8 U2-4 U77-3 U76-3
              U71-10 U63-5 U71-11
    6
               PA2
              U64-6 U63-6 U65-11
    7
               A5
               J15-7 J14-7 J13-7 J12-7 U9-10 U76-2 U77-2
              U112-3 U63-7
    8
               PA3
              U64-5 U63-8 U65-12
    9
               A4
              J15-6 J14-6 J13-6 J12-6 U9-6 U77-1 U76-1
              U112-2 U63-9
    10
              GND
    11
               PA4
              U64-4 U63-11 U65-13
    12
               A3
               J15-5 J14-5 J13-5 J12-5 U5-10 U109-1 U111-1
              U97-35 U177-3 U94-3 U75-3 U73-35 U63-12
    13
               PA5
              U64-3 U63-13 U65-14
               A2
    14
              J15-4 J14-4 J13-4 J12-4 U5-6 U101-9 U97-36
              U177-2 U94-2 U75-2 U73-36 U63-14
    15
               PA6
              U64-2 U63-15 U65-15
    16
               Al
              J15-3 J14-3 J13-3 J12-3 U2-10 U97-37 U98-14
              U101-10 U177-1 U94-1 U73-37 U75-1 U63-16
    17
               PA7
              U64-1 U63-17 U65-16
    18
               A0
              J15-2 J14-2 J13-2 J12-2 U2-6 U97-38 U98-13
              U101-11 U94-13 U73-38 U75-13 U63-18 U177-13
    19
              U70-15 U163-4 U67-15 U63-19 U63-1
    20
              +5V
U64 3 2332 24 B9
    1
               PA7
              U64-1 U63-17 U65-16
    2
               PA6
              U64-2 U63-15 U65-15
    3
               PA5
              U64-3 U63-13 U65-14
    4
               PA4
              U64-4 U63-11 U65-13
    5
               PA3
              U64-5 U63-8 U65-12
    6
               PA2
              U64-6 U63-6 U65-11
    7
               PAl
```

15.46

Apple Computer Inc • 1982

```
pola computar inc.
               U64-7 U63-4 U65-10
                PAO
     8
               U64-8 U63-2 U65-9
                IDO
               U98-18 U65-33 U97-33 U72-15 U73-33 U64-9 U68-1
     10
                IDI
               U98-19 U65-32 U97-32 U72-16 U73-32 U64-10 U68-2
     11
                ID2
                U98-20 U65-31 U97-31 U72-17 U73-31 U64-11 U68-3
     12
               NO CONNECTION
     13
                ID3
                U98-21 U65-30 U97-30 U72-18 U73-30 U64-13 U68-4
     14
                ID4
                U98-22 U65-29 U97-29 U72-19 U73-29 U64-14 U68-5
                ID5
     15
                U98-23 U65-28 U97-28 U72-20 U73-28 U64-15 U68-6
                ID6
     16
                U98-24 U65-27 U97-27 U72-21 U73-27 U64-16 U68-7
                ID7
     17
                U98-25 U65-26 U97-26 U72-22 U73-26 U64-17 U68-8
     18
                PAll
                U64-18 U144-12 U65-20 U67-13 U135-4
                PA10
     19
                U64-19 U155-6 U65-19 U67-10
                TROMSEL*
     20
                U153-8 U162-13 U64-20
     21
                ROMSEL2
                U73-3 U64-21 P19-8
                PA9
     22
                U64-22 U155-5 U65-18 U67-6
                PPA8
     23
                U158-4 U152-4 U158-5 U65-17 U64-23 U132-5
     24
                +5V
 U65 3 6502B 40 B8
      2
                J15-21 U164-8 J14-21 J13-21 J12-21 P14-4 U65-2
                NO CONNECTION
                 IRQ*
                U97-21 U65-4 U98-26 U97-9 U73-21
      5
                NO CONNECTION
                 NMI*
                U139-6 U65-6 U155-2
      7
                 SYNC
                U65-7 U136-1 J15-35 U174-3 J14-35 J13-35 J12-35
      8
                +57
                 PA0
      9
                U64-8 U63-2 U65-9
      10
                PAl
                U64-7 U63-4 U65-10
                PA2
      11
                                    15.47
```

computar inc.

```
U64-6 U63-6 U65-11
12
           PA3
          U64-5 U63-8 U65-12
13
           PA4
          U64-4 U63-11 U65-13
14
           PA5
          U64-3 U63-13 U65-14
15
           PA6
          U64-2 U63-15 U65-15
16
           PA7
          U64-1 U63-17 U65-16
17
           PPA8
          U158-4 U152-4 U158-5 U65-17 U64-23 U132-5
18
           PA9
          U64-22 U155-5 U65-18 U67-6
19
           PA10
          U64-19 U155-6 U65-19 U67-10
20
           PA11
          U64-18 U144-12 U65-20 U67-13 U135-4
21
          GND
22
           PA12
          U65-22 U135-9 U70-3
23
           PA13
          U65-23 U135-8 U70-6
24
           PA14
          U65-24 U135-11 U70-10
25
           PA15
          U135-10 U11-4 U70-13 U65-25
26
           ID7
          U98-25 U65-26 U97-26 U72-22 U73-26 U64-17 U68-8
27
           ID6
          U98-24 U65-27 U97-27 U72-21 U73-27 U64-16 U68-7
28
           ID5
          U98-23 U65-28 U97-28 U72-20 U73-28 U64-15 U68-6
29
           ID4
          U98-22 U65-29 U97-29 U72-19 U73-29 U64-14 U68-5
30
           ID3
          U98-21 U65-30 U97-30 U72-18 U73-30 U64-13 U68-4
31
           ID2
          U98-20 U65-31 U97-31 U72-17 U73-31 U64-11 U68-3
32
           IDI
          U98-19 U65-32 U97-32 U72-16 U73-32 U64-10 U68-2
33
           IDO
          U98-18 U65-33 U97-33 U72-15 U73-33 U64-9 U68-1
34
           IR/W*
          U98-28 U97-22 U112-14 U73-22 U163-11 U65-34 U160-12
35
          NO CONNECTION
36
          NO CONNECTION
37
          PHO
          J15-19 U136-11 J14-19 J13-19 J12-19 U124-5 U65-37
          R96-1
38
          GND
```

```
appie computer inc.
    39
               PH2M
               P19-10 U141-5 U65-39 U176-17
    40
               RESET*
               U65-40 U162-10 U98-4 U97-34 U73-34 U75-15 U79-9
               U173-1
U66 3 S257 16 D3
                USELB
               U4-16 U66-1 U69-1
    2
               J16-9 U10-4 U84-13 U66-2
    3
               DBO
               J16-1 U66-3 U80-13
               DO
               J15-49 J14-49 J13-49 J12-49 U68-19 J16-17 U109-4
               U91-16 U66-4 P15-2
    5
               DAI
               J16-10 U10-5 U84-8 U66-5
               DBl
    6
               J16-2 U66-6 U80-8
    7
               DI
               J15-48 J14-48 J13-48 J12-48 U68-18 J16-18 U109-7
               U91-4 U66-7 P15-3
    8
               GND
    9
               D2
               J15-47 J14-47 J13-47 J12-47 U68-17 J16-19 U109-9
               U91-15 U66-9 P15-4
    10
               DB2
               J16-3 U66-10 U80-14
    11
               DA2
               J16-11 U10-12 U84-14 U66-11
    12
               D3
               J15-46 J14-46 J13-46 J12-46 U68-16 J16-20 U109-12
               U91-5 U66-12 P15-5
    13
               DB3
               J16-4 U66-13 U80-7
    14
               DA3
               J16-12 U66-14 U84-7
               EN257
    15
               U176-14 U66-15 U69-15
    16
               +5V
U67 3 S257 16 D8
               ZPACE*
    1
               U11-1 U174-15 U67-1 U131-8 U70-1
    2
               U67-2 U132-6
    3
               PA8
               U11-2 U174-17 U67-3 U158-6
               A8
               J15-10 J14-10 J13-10 J12-10 U67-4 U74-1 U71-6
              U2-12 U13-6 U13-4
    5
               Z1
```

mappia computar inc.

```
U72-6 U67-5 U73-11
               PA9
               U64-22 U155-5 U65-18 U67-6
    7
               Α9
               J15-11 J14-11 J13-11 J12-11 U5-4 U74-2 U71-5
               U67-7
               GND
    8
    9
                A10
               J15-12 J14-12 J13-12 J12-12 U128-1 U74-3 U71-4
               U67-9
    10
               PA10
               U64-19 U155-6 U65-19 U67-10
    11
               Z2
               U72-7 U67-11 U73-12
    12
               All
               J15-13 J14-13 J13-13 J12-13 U128-12 U6-6 U71-3
               U150-13 U74-5 U67-12 U3-5 U174-5
    13
               PA11
               U64-18 U144-12 U65-20 U67-13 U135-4
    14
               Z3
               U72-8 U67-14 U73-13
              U70-15 U163-4 U67-15 U63-19 U63-1
    15
    16
               +57
U68 3 8304 20 C3
               IDO
    1
              U98-13 U65-33 U97-33 U72-15 U73-33 U64-9 U68-1
    2
               IDI
               U98-19 U65-32 U97-32 U72-16 U73-32 U64-10 U68-2
    3
               ID2
               U98-20 U65-31 U97-31 U72-17 U73-31 U64-11 U68-3
               ID3
              U98-21 U65-30 U97-30 U72-18 U73-30 U64-13 U68-4
    5
               ID4
               U98-22 U65-29 U97-29 U72-19 U73-29 U64-14 U68-5
    6
               ID5
              U98-23 U65-28 U97-28 U72-20 U73-28 U64-15 U68-6
    7
               ID6
              U98-24 U65-27 U97-27 U72-21 U73-27 U64-16
                                                           U68-7
    8
               ID7
              U98-25 U65-26 U97-26 U72-22 U73-26 U64-17 U68-8
    9
               EN8304
              U176-13 U68-9
    10
               GND
               IR*/W
    11
               U91-3 U68-11 U158-2 U163-10
    12
               D7
              J15-42 J14-42 J13-42 J12-42 U68-12 J16-24 U111-12
               U101-5 U91-7 U69-12 P15-9
    13
               D6
              J15-43 J14-43 J13-43 J12-43 U68-13 J16-23 U111-9
               U91-13 U69-9 P15-8
```

```
apple computer inc.
    14
               J15-44 J14-44 J13-44 J12-44 U68-14 J16-22 U111-7
              U91-6 U69-7 P15-7
    15
               D4
              J15-45 J14-45 J13-45 J12-45 U68-15 J16-21 U111-4
              U91-14 U69-4 P15-6
    16
               D3
               J15-46 J14-46 J13-46 J12-46 U68-16 J16-20 U109-12
              U91-5 U66-12 P15-5
    17
               D2
              J15-47 J14-47 J13-47 J12-47 U68-17 J16-19 U109-9
              U91-15 U66-9 P15-4
    18
               Dl
              J15-48 J14-48 J13-48 J12-48 U68-18 J16-18 U109-7
              U91-4 U66-7 P15-3
    19
               DO
              J15-49 J14-49 J13-49 J12-49 U68-19 J16-17 U109-4
              U91-16 U66-4 P15-2
    20
              +5V
U69 3 S257 16 D2
               USELB
    1
              U4-16 U66-1 U69-1
    2
               DA4
              J16-13 U69-2 U84-17
    3
               DB4
              J16-5 U69-3 U80-17
              J15-45 J14-45 J13-45 J12-45 U68-15 J16-21 U111-4
              U91-14 U69-4 P15-6
    5
               DA5
              J16-14 U69-5 U84-4
    6
               DB5
              J16-6 U69-6 U80-4
    7
               D5
              J15-44 J14-44 J13-44 J12-44 U68-14 J16-22 U111-7
              U91-6 U69-7 P15-7
    8
              GND
               D6
              J15-43 J14-43 J13-43 J12-43 U68-13 J16-23 U111-9
              U91-13 U69-9 P15-8
    10
               DB6
              J16-7 U69-10 U80-18
    11
               DA6
              J16-15 U69-11 U84-18
    12
              J15-42 J14-42 J13-42 J12-42 U68-12 J16-24 U111-12
              U101-5 U91-7 U69-12 P15-9
    13
               DB7
              J16-8 U69-13 U80-3
    14
               DA7
              J16-16 U153-5 U84-3 U69-14
                                 15.51
```

capple computer inc.

```
EN257
    15
               U176-14 U66-15 U69-15
               +57
    16
U70 3 S257 16 D7
               ZPAGE*
    1
               U11-1 U174-15 U67-1 U131-8 U70-1
    2
               U72-9 U70-2 U73-14
    3
               PA12
               U65-22 U135-9 U70-3
               A12
               J15-14 J14-14 J13-14 J12-14 U9-12 U155-11 U165-14
               U70-4 U71-2 U174-6
    5
               Z5
               U73-15 U70-5
               PA13
     6
               U65-23 U135-8 U70-6
    7
               A13
               J15-15 J14-15 J13-15 J12-15 U128-4 U155-12 U165-15
               U71-1 U70-7 U6-5 U3-6 U174-7
     8
               CND
     9
               A14
               J15-16 J14-16 J13-16 J12-16 U3-7 U147-4 U70-9
               U6-16 U174-4
     10
               PA14
               U65-24 U135-11 U70-10
     11
               Z6
               U73-16 U70-11
     12
               A15
               J15-17 J14-17 J13-17 J12-17 U3-4 U147-3 U70-12
               U174-16 U6-7
               PA15
     13
               U135-10 U11-4 U70-13 U65-25
     14
               Z7
               U73-17 U70-14
               U70-15 U163-4 U67-15 U63-19 U63-1
     15
     16
U71 4 LS133 16 G7
               A13
     1
               J15-15 J14-15 J13-15 J12-15 U128-4 U155-12 U165-15
               U71-1 U70-7 U6-5 U3-6 U174-7
     2
               A12
               J15-14 J14-14 J13-14 J12-14 U9-12 U155-11 U165-14
               U70-4 U71-2 U174-6
     3
               All
               J15-13 J14-13 J13-13 J12-13 U128-12 U6-6 U71-3
               U150-13 U74-5 U67-12 U3-5 U174-5
                A10
               J15-12 J14-12 J13-12 J12-12 U128-1 U74-3 U71-4
               U67-9
```

apple computer inc. 5 J15-11 J14-11 J13-11 J12-11 U5-4 U74-2 U71-5 **U67-7 A8** 6 J15-10 J14-10 J13-10 J12-10 U67-4 U74-1 U71-6 U2-12 U13-6 U13-4 7 A7 J15-9 J14-9 J13-9 J12-9 U13-10 U77-4 U76-6 U71-7 U63-3 GND 8 9 U112-1 U71-9 10 A6 J15-8 J14-8 J13-8 J12-8 U2-4 U77-3 U76-3 U71-10 U63-5 U71-11 11 A6 J15-8 J14-8 J13-8 J12-8 U2-4 U77-3 U76-3 U71-10 U63-5 U71-11 12 AIISW* U165-6 U71-12 U97-8 U178-1 U178-13 U177-15 U87-3 U155-3 13 C-FXXX U71-15 U180-2 U71-14 U71-13 U147-6 U147-9 U165-1 14 C-FXXX U71-15 U180-2 U71-14 U71-13 U147-6 U147-9 U165-1 C-FXXX 15 U71-15 U180-2 U71-14 U71-13 U147-6 U147-9 U165-1 16 U72 4 58167 24 B3 C07X* U180-6 U77-7 U112-13 U158-1 U72-1 U150-5 U148-13 2 CLKRD U72-2 U158-3 U72-3 U112-12 3 NO CONNECTION 5 **ZO** U72-5 U132-4 U73-10 6 U72-6 U67-5 U73-11 7 **Z**2 U72-7 U67-11 U73-12 8 **Z3** U72-8 U67-14 U73-13

15.53

9

10

11

12

13

Z4

GND CKIRQ*

PDINT*
J5-4 U72-14

U72-9 U70-2 U73-14

U72-13 R79-2 U97-40

Y2-1 U72-10 C3-3

C4-1 U72-11 Y2-2

pappia computar inc. 15 IDO U98-18 U6

```
U98-18 U65-33 U97-33 U72-15 U73-33 U64-9 U68-1
    16
                IDl
               U98-19 U65-32 U97-32 U72-16 U73-32 U64-10 U68-2
    17
                ID2
               U98-20 U65-31 U97-31 U72-17 U73-31 U64-11
                                                            U68-3
    13
               ID3
                                                    U64-13
               U98-21 U65-30 U97-30 U72-18 U73-30
                                                            U68-4
    19
               ID4
               U98-22 U65-29 U97-29 U72-19 U73-29
                                                    U64-14
                                                            U68-5
    20
               ID5
               U98-23 U65-28 U97-28 U72-20 U73-28 U64-15 U68-6
    21
               ID6
                                                    U64-16 U68-7
               U98-24 U65-27 U97-27 U72-21 U73-27
    22
               ID7
               U98-25 U65-26 U97-26 U72-22 U73-26 U64-17 U68-8
    23
               PWRDN*
              U72-23 Q3-3 C2-1 R6-2
    24
              U72-24 Q1-1 X1-2
U73 4 6522 40 B6
    1
              GND
    2
               ROMSEL1
               U165-10 U73-2 P19-9
    3
               ROMSEL2
              U73-3 U64-21 P19-8
               PRIMSTK
               U73-4 P19-7 U158-9
               RWPR
               U73-5 P19-6 U180-16
    6
               RESETLK*
               U179-14 U73-6 P19-5 U139-5
    7
                SCRN
              U154-13 U73-7 P19-4
    8
               IOEN
               U73-8 P19-3 U147-10
    9
                SELIM
               U180-15 U174-2 U150-3 U73-9 P19-2
    10
               Z0
               U72-5 U132-4 U73-10
    11
               Zl
              U72-6 U67-5 U73-11
    12
               Z2
              U72-7 U67-11 U73-12
    13
               Z3
              U72-8 U67-14 U73-13
    14
               Z4
              U72-9 U70-2 U73-14
    15
               Z5
              U73-15 U70-5
    16
               Z6
              U73-16 U70-11
```

dapple computer inc.

```
1,7
            Z7
           U73-17 U70-14
18
           SCO
           U160-3 U73-18 U160-5 U101-1
19
           SER
          U73-19 U160-8 U161-9
20
           +5V
21
           IRQ*
          U97-21
                 U65-4 U98-26 U97-9 U73-21
22
           IR/W*
          U98-28 U97-22 U112-14 U73-22 U163-11 U65-34 U160-12
23
           FFDX*
          U112-5 U73-23 U148-9
24
           CS6522
          R68-2 U73-24 C59-1 U97-24 .
25
           PREIM
           J12-40
                  J13-40 J14-40 J15-40 U119-12 U73-25 U123-5
          U97-25 U139-10 R94-1
26
           ID7
          U98-25 U65-26 U97-26 U72-22 U73-26 U64-17 U68-8
27
           ID6
          U98-24 U65-27 U97-27 U72-21 U73-27 U64-16 U68-7
28
           ID5
          U98-23 U65-28 U97-28 U72-20 U73-28 U64-15 U68-6
29
           ID4
          U98-22 U65-29 U97-29 U72-19 U73-29 U64-14 U68-5
30
           ID3
          U98-21 U65-30 U97-30 U72-18 U73-30 U64-13 U68-4
31
           ID2
          U98-20 U65-31 U97-31 U72-17 U73-31 U64-11 U68-3
32
           IDI
          U98-19 U65-32 U97-32 U72-16 U73-32 U64-10 U68-2
33
           IDO
          U98-18 U65-33 U97-33 U72-15 U73-33 U64-9 U68-1
34
           RESET*
          U65-40 U162-10 U98-4 U97-34 U73-34 U75-15 U79-9
          U173-1
35
           A3
          J15-5 J14-5 J13-5 J12-5 U5-10 U109-1 U111-1
          U97-35 U177-3 U94-3 U75-3 U73-35 U63-12
36
           A2
          J15-4 J14-4 J13-4 J12-4 U5-6 U101-9 U97-36
          U177-2 U94-2 U75-2 U73-36 U63-14
37
           Al
          J15-3 J14-3 J13-3 J12-3 U2-10 U97-37 U98-14
          U101-10 U177-1 U94-1 U73-37 U75-1 U63-16
38
           A0
          J15-2 J14-2 J13-2 J12-2 U2-6 U97-38 U98-13
          U101-11 U94-13 U73-38 U75-13 U63-18 U177-13
39
           SW1/MGNSWUF
          R85-2 U169-19 U73-39 U101-3
40
           IOIRQ
```

mapple computer inc.

```
U73-40 U155-10
U74 4 LS138 16 J6
     1
                A8
               J15-10 J14-10 J13-10 J12-10 U67-4 U74-1 U71-6
               U2-12 U13-6 U13-4
     2
                A9
               J15-11 J14-11 J13-11 J12-11 U5-4 U74-2 U71-5
               U67-7
     3
                A10
               J15-12 J14-12 J13-12 J12-12 U128-1 U74-3 U71-4
               U67-9
     4
                GPH1
               U162-3 U76-4 U141-6 U74-4
     5
                All
               J15-13 J14-13 J13-13 J12-13 UI28-12 U6-6 U71-3
               U150-13 U74-5 U67-12 U3-5 U174-5
     6
                CXXX
               U176-15 U74-6 U150-1 U147-8
     7
                C7XX*
               U176-16 U74-7
     8
               GND
     9
                C6XX*
               U176-7 U74-9
     10
               U74-10 U176-5
     11
                IOSEL4*
               U74-11 J15-1
               IOSEL3*
               U74-12 J14-1
               IOSEL2*
               U74-13 J13-1
    14
               IOSEL1*
               U74-14 J12-1
    15
               COXX*
               U77-5 U74-15 U76-5
    16
               +5V
U75 4 9334 16 H6
    1
                Al
               J15-3 J14-3 J13-3 J12-3 U2-10 U97-37 U98-14
               U101-10 U177-1 U94-1 U73-37 U75-1 U63-16
    2
               A2
               J15-4 J14-4 J13-4 J12-4 U5-6 U101-9 U97-36
               U177-2 U94-2 U75-2 U73-36 U63-14
    3
               J15-5 J14-5 J13-5 J12-5 U5-10 U109-1 U111-1
               U97-35 U177-3 U94-3 U75-3 U73-35 U63-12
               TEXT
               U87-23 U75-4
    5
               MIX
               U87-1 U75-5
    6
               PAGE2
```

apple computer inc. U87-4 U75-6 7 HIRES U87-2 U75-7 8 GND 9 PDLO U105-16 U75-9 10 PDL2 U160-4 U105-2 U75-10 11 PDLEN U105-3 U75-11 AXCO 12 U161-5 U75-12 U105-1 13 J15-2 J14-2 J13-2 J12-2 U2-6 U97-38 U98-13 U101-11 U94-13 U73-38 U75-13 U63-18 U177-13 14 C05X* U77-10 U75-14 15 RESET* U65-40 U162-10 U98-4 U97-34 U73-34 U75-15 U79-9 U173-1 16 +5V U76 4 LS138 16 K4 1 A4 J15-6 J14-6 J13-6 J12-6 U9-6 U77-1 U76-1 U112-2 U63-9 2 A5 J15-7 J14-7 J13-7 J12-7 U9-10 U76-2 U77-2 U112-3 U63-7 3 A6 J15-8 J14-8 J13-8 J12-8 U2-4 U77-3 U76-3 U71-10 U63-5 U71-11 4 GPH1 U162-3 U76-4 U141-6 U74-4 5 COXX* U77-5 U74-15 U76-5 6 A7 J15-9 J14-9 J13-9 J12-9 U13-10 U77-4 U76-6 U71-7 U63-3 7 SEL6551* U98-3 U76-7 U148-12 8 GND 9 DEVSEL6* U94-14 U76-9 U91-2 10 DEVSEL5* U177-14 U76-10 11 DEVSEL4* J15-41 U76-11 12 DEVSEL3* J14-41 U76-12 13 DEVSEL2* J13-41 U76-13

apple computer inc.

```
DEVSEL1*
               J12-41 U76-14
     15
               NO CONNECTION
     16
               +5V
U77 4 LS138 16 K7
               J15-6 J14-6 J13-6 J12-6 U9-6 U77-1 U76-1
               U112-2 U63-9
    2
                A5
               J15-7 J14-7 J13-7 J12-7 U9-10 U76-2 U77-2
               U112-3 U63-7
    3
               A6
               J15-8 J14-8 J13-8 J12-8 U2-4 U77-3 U76-3
               U71-10 U63-5 U71-11
               A7
               J15-9 J14-9 J13-9 J12-9 U13-10 U77-4 U76-6
               U71-7 U63-3
               COXX*
    5
               U77-5 U74-15 U76-5
    6
               GPH2
               U150-2 U77-6 U162-4
               C07X*
               U180-6 U77-7 U112-13 U158-1 U72-1 U150-5 U148-13
    8
               GND
    9
               C06X*
               U101-7 U77-9
               C05X*
               U77-10 U75-14
    11
               C04X*
               U77-11 U181-6
               SPKR*
               U173-11 U77-12
    13
               C02X*
               J15-39 U77-13 J14-39 J13-39 J12-39
    14
               CLRSTRB*
               U106-1 U77-14
    15
               KBD*
               U109-15 U111-15 U77-15
    16
               +50
U78 5 LS374 20 E3
    1
               ENHREG*
               U175-11 U78-1
    2
               DC7
               U79-2 U78-2 U82-14 U136-4
    3
               DV7
               U86-3 U78-3 U80-2 U84-2 U136-3 U136-2
               DV5
               U82-3 U86-4 U78-4 U81-3 U80-5 U84-5
               DC5
               U79-4 U78-5 U82-13
```

```
apple computer inc.
     6
                DC3
               U79-10 U78-6 U82-12
     7
                DV3
               U82-2 U86-7 U78-7 U81-2 U80-6 U84-6
     8
                DV1
               U82-1 U86-8 U78-8 U81-1 U80-9 U84-9
     9
                DC1
               U79-12 U78-9 U82-11
     10
               GND
     11
                Q0
               U119-13 U150-10 U117-15 U131-2 U78-11
    12
                DCO
               U79-14 U78-12 U81-14
    13
                DVO
               U82-17 U86-13 U78-13 U81-17 U80-12 U84-12
    14
                DV2
               U82-16 U86-14 U78-14 U81-16 U80-15 U84-15
    15
                DC2
               U79-11 U78-15 U81-13
    16
                DC4
               U79-5 U78-16 U81-12
    17
                DV4
               U82-15 U86-17 U78-17 U81-15 U80-16 U84-16
    18
                DV6
               U78-18 U86-18 U82-4 U81-4 U80-19 U84-19
    19
                DC6
               U78-19 U79-3 U81-11
    20
               +57
U79 5 74166 16 F4
               GND
    2
               DC7
               U79-2 U78-2 U82-14 U136-4
    3
               DC6
               U78-19 U79-3 U81-11
    4
               DC5
               U79-4 U78-5 U82-13
    5
               DC4
               U79-5 U78-16 U81-12
    6
               U153-11 U79-6
    7
               C14M
               U146-6 R100-1 U117-10 U119-9 U79-7 U85-11
    8
               GND
    9
               RESET*
               U65-40 U162-10 U98-4 U97-34 U73-34 U75-15 U79-9
               U173-1
    10
               DC3
               U79-10 U78-6 U82-12
    11
               DC2
              U79-11 U78-15 U81-13
    12
               DC1
              U79-12 U78-9 U82-11
                                 15.59
```

```
apple computer inc.
    13
               BTO
               U88-3 U85-18 U162-5 U79-13 U83-4 U83-1
    14
               DCO
               U79-14 U78-12 U81-14
    15
               LDPS*
               Ul17-9 U79-15 Ul31-6
    16
              +57
U80 5 LS374 20 F2
    ı
               VBEN
              U80-1 U132-11
    2
               DV7
              U86-3 U78-3 U80-2 U84-2 U136-3 U136-2
    3
               DB7
              J16-8 U69-13 U80-3
               DB5
              J16-6 U69-6 U80-4
    5
               DV5
              U82-3 U86-4 U78-4 U81-3 U80-5 U84-5
    6
               DV3
              U82-2 U86-7 U78-7 U81-2 U80-6 U84-6
    7
               DB3
              J16-4 U66-13 U80-7
    8
               DB1
              J16-2 U66-6 U80-8
    9
               DV1
              U82-1 U86-8 U78-8 U81-1 U80-9 U84-9
    10
              GND
    11
               CIM
              U132-2 U135-1 U119-10 U123-11 U180-5 U98-27 U80-11
              U84-11
    12
               DVO
              U82-17 U86-13 U78-13 U81-17 U80-12 U84-12
    13
               DBO
              J16-1 U66-3 U80-13
    14
               DB2
              J16-3 U66-10 U80-14
    15
               DV2
              U82-16 U86-14 U78-14 U81-16 U80-15 U84-15
    16
               DV4
              U82-15 U86-17 U78-17 U81-15 U80-16 U84-16
    17
               DB4
              J16-5 U69-3 U80-17
    18
               DB6
              J16-7 U69-10 U80-18
    19
               DV6
              U78-18 U86-18 U82-4 U81-4 U80-19 U84-19
    20
              +5V
U81 5 2114 18 E5
               DVI
              U82-1 U86-8 U78-8 U81-1 U80-9 U84-9
```

apple computer inc.

```
2
                DV3
               U82-2 U86-7 U78-7 U81-2 U80-6 U84-6
     3
                DV5
               U82-3 U86-4 U78-4 U81-3 U80-5 U84-5
                DV6
               U78-13 U86-18 U82-4 U81-4 U80-19 U84-19
     5
               U121-3 U175-5 U116-11 U82-5 U81-5
                VB
               U121-2 U175-6 U118-14 U82-6 U81-6
    7
                VC
               U121-1 U175-7 U118-13 U83-15 U83-14 U82-7 U81-7
    8
               DHIRES
               U83-10 U126-8 U82-8 U81-8 U87-17
    9
               CND
               WE2114*
    10
               U82-10 U175-16 U81-10 U144-6
    11
               DC6
               U78-19 U79-3 U81-11
               DC4
    12
               U79-5 U78-16 U81-12
    13
                DC2
               U79-11 U78-15 U81-13
    14
                DCO
               U79-14 U78-12 U81-14
    15
               DV4
               U82-15 U86-17 U78-17 U81-15 U80-16 U84-16
    16
               DV2
               U82-16 U86-14 U78-14 U81-16 U80-15 U84-15
    17
               DVO
               U82-17 U86-13 U78-13 U81-17 U80-12 U84-12
    18
              +5₹
U82 5 2114 13 E4 .
    1
               DV1
               U82-1 U86-8 U78-8 U81-1 U80-9 U84-9
    2
               DV3
               U82-2 U86-7 U73-7 U81-2 U80-6 U84-6
    3
               DV5
               U82-3 U86-4 U78-4 U81-3 U80-5 U84-5
               DV6
              U78-18 U86-13 U82-4 U81-4 U80-19 U84-19
    5
               VA
               U121-3 U175-5 U116-11 U82-5 U81-5
    6
               VB
              U121-2 U175-6 U118-14 U82-6 U81-6
    7
               VC
              U121-1 U175-7 U118-13 U83-15 U83-14 U82-7 U81-7
    8
               DHIRES
              U83-10 U126-8 U82-8 U81-8 U87-17
    9
              NO CONNECTION
    10
               WE2114*
```

```
appl@ computer inc.
  TO WE 🕭 "
               U82-10 U175-16 U81-10 U144-6
    11
               DC1
               U79-12 U78-9 U82-11
    12
               DC3
               U79-10 U78-6 U82-12
    13
               DC5
               U79-4 U78-5 U82-13
    14
               DC7
               U79-2 U78-2 U82-14 U136-4
    15
               DV4
               U82-15 U86-17 U78-17 U81-15 U80-16 U84-16
    16
               DV2
              U82-16 U86-14 U78-14 U81-16 U80-15 U84-15
    17
               DVO
              U82-17 U86-13 U78-13 U81-17 U80-12 U84-12
    18
              +57
U83 5 S151 16 J3
                BTO ·
              U88-3 U85-18 U162-5 U79-13 U83-4 U83-1
    2
               BTI
              U88-6 U83-2 U85-19 U85-17
    3
               BTO*
              U83-3 U162<del>-6</del>
               BTO
              U88-3 U85-18 U162-5 U79-13 U83-4 U83-1
    5
               BTMUX
              U85-13 U83-5
    6
              NO CONNECTION
    7
               BL
              U97-16 U83-7 U85-7 U126-16
    8
              GND
    9
               AIILORES
              U83-9 U87-16
    10
               DHIRES
              U83-10 U126-8 U82-8 U81-8 U87-17
    11
               INV
              U83-11 U173-5
    12
              CND
    13
              GND
    14
               VC
              U121-1 U175-7 U118-13 U83-15 U83-14 U82-7 U81-7
    15
              U121-1 U175-7 U118-13 U83-15 U83-14 U82-7 U81-7
    16
              +5₹
U84 5 LS374 20 E2
    1
               VAEN
              U84-1 U132-3
```

U86-3 U78-3 U80-2 U84-2 U136-3 U136-2

2

3

DV7

DA7

mapple computer inc.

```
J16-16 U153-5 U84-3 U69-14
                DA5
               J15-14 U69-5 U84-4
     5
                DV5
               U82-3 U86-4 U73-4 U81-3 U80-5 U84-5
     6
                DV3
               U82-2 U86-7 U78-7 U81-2 U80-6 U84-6
     7
                DA3
               J16-12 U66-14 U84-7
     8
                DAL
               J16-10 U10-5 U84-8 U66-5
     9
                DV1
               U82-1 U86-8 U78-8 U81-1 U80-9 U34-9
     10
               GND
                CIM
     11
               U132-2 U135-1 U119-10 U123-11 U180-5 U98-27 U80-11
               U84-11
                DVO
     12
               U82-17 U86-13 U78-13 U81-17 U80-12 U84-12
     13
                DAO
               J16-9 U10-4 U84-13 U66-2
     14
                DA2
               J16-11 U10-12 U84-14 U66-11
                DV2
     15
               U82-16 U86-14 U78-14 U81-16 U30-15 U84-15
     16
                DV4
               U82-15 U86-17 U78-17 U81-15 U80-16 U84-16
     17
                DA4
               J16-13 U69-2 U84-17
     13
                DA6
               J16-15 U69-11 U84-18
     19
                DV6
               U73-18 U86-18 U82-4 U81-4 U80-19 U84-19
     20
               +57
U85 5 LS374 20 G2
               GND
    2
                Q0*
               U152-12 U144-2 U85-2
    3
                Q3
               J14-37 U85-3 J15-37 J13-37 J12-37 U117-12 R93-1
               U154-2
                CIM*
               U153-2 U123-2 U119-11 U120-2 U118-2 U116-2 U114-2
               U126-11 U85-4 U144-5 U132-12 U150-4
     5
                DIM*
               U85-5 U86-11
    6
                DBL
               U85-6 U88-15
    7
                3L
               U97-16 U83-7 U85-7 U126-16
    8
                H2
```

```
apple com
                 W INC
               U121-7 U5-5 U114-12 U85-8
                DH2
               U132-9 U85-9
     10
               GND
                C14M
     11
               U146-6 R100-1 U117-10 U119-9 U79-7 U85-11
                BTMUXD
     12
               U85-12 U89-1
     13
                BTMUX
               U85-13 U83-5
     14
               BT2
               U88-10 U85-14 U85-16
     15
               BT3
               U88-13 U85-15
     16
               BT2
               U88-10 U85-14 U85-16
    17
               BTI
               U88-6 U83-2 U85-19 U85-17
    18
               BTO
               U88-3 U85-18 U162-5 U79-13 U83-4 U83-1
    19
               BTl
               U88-6 U83-2 U85-19 U85-17
    20
               +5V
U86 5 LS374 20 F3
                0E374
              U87-15 U86-1
               DX7
              U89-4 U86-2 P8-6
    3
               DV7
               U86-3 U78-3 U80-2 U84-2 U136-3 U136-2
                DV5
               U82-3 U86-4 U78-4 U81-3 U80-5 U84-5
    5
               DX5
               U89-12 U86-5 P8-3
    6
               DX3
               U88-2 U86-6 P13-4
    7
               DV3
               U82-2 U86-7 U78-7 U81-2 U80-6 U84-6
    8
               DV1
               U82-1 U86-8 U78-8 U81-1 U80-9 U84-9
    9
               DX1
               U88-11 U86-9 P13-5
    10
               GND
    11
               DIM*
              U85-5 U86-11
    12
               DXO
              U88-14 U86-12 P13-2
    13
               DVO
              U82-17 U86-13 U78-13 U81-17 U80-12 U84-12
    14
               DV2
              U82-16 U86-14 U78-14 U81-16 U80-15 U84-15
                                  15.64
```

```
apple computer inc.
     15
                DX2
               U88-5 U86-15 P13-3
                DX4
     16
               U89-13 U86-16 P8-4
     17
                DV4
               U82-15 U86-17 U73-17 U81-15 U80-16 U34-16
     13
                DV6
               U78-18 U86-18 U82-4 U81-4 U80-19 U84-19
    19
                DX6
               U89-5 U86-19 P8-5
    20
               +57
U87 5 2316 24 341-0032 G5
               U87-1 U75-5
    2
                HIRES
               U87-2 U75-7
    3
                AIISW*
               U165-6 U71-12 U97-8 U178-1 U178-13 U177-15 U87-3
               U155-3
                PAGE2
               U87-4 U75-6
    5
                VBL
               U175-15 U87-5 U97-19 U97-18 U121-19 U154-6
    6
                FORCPAGE
               U87-6 P10-2 J20-7
    7
               +5V
    8
               GND
    9
                PG2*
               U87-9 U13-13
    10
               SEL374
               U87-10 U132-13 U132-1
    11
                COLORKILL*
               U147-13 U87-11 J20-9
    12
               GND
    13
               AHIRES
               U88-1 U87-13 U141-1
    14
               CH80*
               U139-9 U153-12 U87-14
    15
               OE374
               U87-15 U86-1
    16
               AIILORES
               U83-9 U87-16
    17
               DHIRES
               U83-10 U126-8 U82-8 U81-8 U87-17
    13
               NO CONNECTION
    19
               ٧4
               U87-19 U1-2 U154-4 U120-12 U1-11
    20
              CND
    21
              +57
    22
               V2
              U120-14 U154-10 U87-22
                                  15.65
```

```
tappia computar inc.
    23
               TEXT
               U87-23 U75-4
    24
              +57
U88 5 LS157 16 G3
               AHIRES
              U88-1 U87-13 U141-1
    2
               DX3
               U88-2 U86-6 P13-4
    3
               BTO
               U88-3 U85-18 U162-5 U79-13 U83-4 U83-1
               U89-3 U88-4
    4
    5
               DX2
               U88-5 U86-15 P13-3
    6
               BTl
               U88-6 U83-2 U85-19 U85-17
    7
               U89-6 U88-7
    8
               GND
    9
               U89-11 U88-9
    10
               BT2
               U88-10 U85-14 U85-16
    11
               DX1
               U88-11 U86-9 P13-5
               U89-14 U88-12
    12
    13
               BT3
               U88-13 U85-15
    14
               DXO
               U88-14 U86-12 P13-2
    15
               DBL
              U85-6 U88-15
              +5V
    16
U89 5 LS399 16 H3
    l
               BTMUXD
               U85-12 U89-1
    2
               RGB8
               J20-5 P4-5 P17-2 P3-6 P10-3 U90-11 U90-3
               U89-2
               U89-3 U88-4
    3
               DX7
               U89-4 U86-2 P8-6
    5
               DX6
               U89-5 U86-19 P8-5
    6
               U89-6 U88-7
    7
               RGB4
               P4-4 P17-4 P3-5 P10-7 U90-4 U90-10 U89-7
               J20-4
    8
               GND
    9
               CKDSP
               U141-11 U89-9
    10
               RGB2
               J20-2 P17-6 P4-3 P3-4 P10-6 U90-5 U90-13
```

gappie computer inc.

```
U89-10
     11
               U89-11 U88-9
     12
                DX5
               U89-12 U86-5 P8-3
     13
                DX4
               U89-13 U86-16 P8-4
     14
               U89-14 U88-12
     15
                RGB1
               U89-15 P17-8 P4-2 P3-3 J20-6 P10-4 U90-6
               U90-12
     16
               +57
U90 5 LS153 16 L8
               GND
     2
                C3.5M*
               U135-13 U119-6 U147-1 U90-2
     3
                RCB8
               J20-5 P4-5 P17-2 P3-6 P10-3 U90-11 U90-3
               U89-2
     4
                RGB4
               P4-4 P17-4 P3-5 P10-7 U90-4 U90-10 U89-7
               J20-4
     5
                RGB2
               J20-2 P17-6 P4-3 P3-4 P10-6 U90-5 U90-13
               U89-10
     6
                RGB1
               U89-15 P17-8 P4-2 P3-3 J20-6 P10-4 U90-6
               U90-12
     7
                NTSCA
               P3-7 U90-7
     8
               GND
     9
                NTSCB*
               U163-9 U90-9
     10
               P4-4 P17-4 P3-5 P10-7 U90-4 U90-10 U89-7
               J20-4
     11
                RGB8
               J20-5 P4-5 P17-2 P3-6 P10-3 U90-11 U90-3
               U89-2
     12
                RGB1
               U89-15 P17-8 P4-2 P3-3 J20-6 P10-4 U90-6
               U90-12
    13
                RGB2
               J20-2 P17-6 P4-3 P3-4 P10-6 U90-5 U90-13
               U89-10
    14
               C7M
               J15-36 J14-36 J13-36 J12-36 U141-9 U119-2 U146-12
               U90-14
    15
               GND
    16
               +57
U91 6 LS323 20 K10
```

capple computer inc.

```
U92-7 U91-1
    1
               DEVSEL6*
    2
              U94-14 U76-9 U91-2
    3
               IR*/W
               U91-3 U68-11 U158-2 U163-10
    4
               Dl
               J15-48 J14-48 J13-48 J12-48 U68-18 J15-18 U109-7
              U91-4 U66-7 P15-3
    5
               D3
               J15-46 J14-46 J13-46 J12-46 U68-16 J16-20 U109-12
               U91-5 U66-12 P15-5
               D5
    6
               J15-44 J14-44 J13-44 J12-44 U68-14 J16-22 U111-7
               U91-6 U69-7 P15-7
    7
               D7
               J15-42 J14-42 J13-42 J12-42 U68-12 J16-24 U111-12
              U101-5 U91-7 U69-12 P15-9
              U92-2 U91-8
    8
              U92-9 U91-9 R66-1
    9
    10
              GND
               DWRPROTT
    11
              U167-17 U91-11
    12
               Q3*
              U93-9 U136-12 U91-12 U117-11 U117-2 U117-3 U135-12
              U131-5 R102-2 R103-1 U146-1
    13
               D6
               J15-43 J14-43 J13-43 J12-43 U68-13 J16-23 U111-9
              U91-13 U69-9 P15-8
    14
               D4
               J15-45 J14-45 J13-45 J12-45 U68-15 J16-21 U111-4
              U91-14 U69-4 P15-6
    15
               D2
               J15-47 J14-47 J13-47 J12-47 U68-17 J16-19 U109-9
              U91-15 U66-9 P15-4
    16
               DO
               J15-49 J14-49 J13-49 J12-49 U68-19 J16-17 U109-4
              U91-16 U66-4 P15-2
    17
              NO CONNECTION
    18
              U92-8 U91-18
    19
              U92-6 U91-19
              +5V
    20
U92 6 S471 20 341-0023 K11
              U93-15 U92-1
    1
              U92-2 U91-8
    2
              U92-3 U94-11
    3
    4
              U163-13 U94-12 U92-4
    5
              U161-11 U92-5 R67-2
              U92-6 U91-19
    6
              U92-7 U91-1
    7
    8
              U92-8 U91-18
              U92-9 U91-9 R66-1
```

```
computar inc.
     10
               GND
     11
               U93-6 U92-11
               U93-14 U92-12
     12
     13
               U93-4 U92-13
               U93-3 U92-14
     14
     15
                MOTON*
               U179-1 U92-15 U178-15 R65-2 U164-12 U92-16
     16
                MOTON*
               U179-1 U92-15 U178-15 R65-2 U164-12 U92-16
     17
               U93-7 U92-17
               U93-5 U92-18
     18
     19
                DWRDATA
               U166-18 U92-19 U93-2
     20
               +50
U93 6 LS174 16 K12
                S5B
               R107-2 U106-2 U106-4 U106-10 U106-13 U93-1 U114-10
               U114-7 U116-5
                DWRDATA
               U166-13 U92-19 U93-2
               U93-3 U92-14
               U93-4 U92-13
     5
               U93-5 U92-13
     6
               U93-6 U92-11
     7
               U93-7 U92-17
               GND
     9
               Q3*
               U93-9 U136-12 U91-12 U117-11 U117-2 U117-3 U135-12
               U131-5 R102-2 R103-1 U146-1
    10
               U161-13 U93-10
               U93-12 U161-12 U93-11
    11
    12
               U93-12 U161-12 U93-11
    13
               DRDATA
               U166-17 U93-13
    14
               U93-14 U92-12
    15
              U93-15 U92-1
    16
               +5V
U94 6 9334 16 L13
               J15-3 J14-3 J13-3 J12-3 U2-10 U97-37 U98-14
               U101-10 U177-1 U94-1 U73-37 U75-1 U63-16
    2
               A2
               J15-4 J14-4 J13-4 J12-4 U5-6 U101-9 U97-36
              U177-2 U94-2 U75-2 U73-36 U63-14
    3
              J15-5 J14-5 J13-5 J12-5 U5-10 U109-1 U111-1
              U97-35 U177-3 U94-3 U75-3 U73-35 U63-12
    4
               VAl
              U166-12 U175-4 U94-4
    5
               VB1
                                  15.69
```

```
apple computer inc.
              U167-12 U175-3 U94-5
               VCI
    6
              U166-13 U175-2 U94-6
               PDPH3
    7
              U167-13 U94-7
              GND
    8
               MOTEN*
    9
              U164-11 U94-9
               DEXT*
    10
              U167-18 U94-10 U178-2 U163-1
              U92-3 U94-11
    11
              U163-13 U94-12 U92-4
    12
               A0
    13
              J15-2 J14-2 J13-2 J12-2 U2-6 U97-38 U98-13
              U101-11 U94-13 U73-38 U75-13 U63-18 U177-13
               DEVSEL6*
    14
               U94-14 U76-9 U91-2
               IORESET*
    15
               J12-31 J13-31 J14-31 J15-31 P14-6 U164-2 U164-4
              U96-4 U94-15
              +5V
    16
U96 6-8 556 14 L10
               NO CONNECTION
    2
               DTIM
               R31-1 U164-10 C7-2 U96-2 U96-6
               NO CONNECTION
    3
               IORESET*
    4
               J12-31 J13-31 J14-31 J15-31 P14-6 U164-2 U164-4
               U96-4 U94-15
               MOTON
    5
               U164-13 U96-5
     6
               DT1M
               R31-1 U164-10 C7-2 U96-2 U96-6
     7
               GND
               U96-13 U96-12 U96-8 R40-2 X2-1 C18-1 C17-1
     8
               X3-1 C75-1
     9
               U96-9 U139-1
               U96-10 U162-2 U139-2
     10
               NO CONNECTION
     11
               U96-13 U96-12 U96-8 R40-2 X2-1 C18-1 C17-1
     12
               X3-1 C75-1
               U96-13 U96-12 U96-8 R40-2 X2-1 C18-1 C17-1
     13
               X3-1 C75-1
               +57
     14
U97 7 6522 40 B5
     1
               GND
                BKSW1
     2
               U97-2 U10-3
               U97-3 U10-6
```

capple computer inc.

```
BKSW3
4
          U97-4 U10-11
          NO CONNECTION
5
           IRQ4*
6
          U97-6 J15-30 P2-3 U148-5
7
           IRQ3*
          U97-7 J14-30 P2-4 U148-4
          AIISW*
8
          U165-6 U71-12 U97-8 U178-1 U178-13 U177-15 U87-3
          U155-3
9
           IRQ*
          U97-21 U65-4 U98-26 U97-9 U73-21
10
           SND0
          P9-7 U97-10
           SNDl
11
          P9-6 U97-11
           SND2
12
          P9-5 U97-12
13
           SND3
          P9-4 U97-13
           SND4
14
          P9-3 U97-14
           SND5
15
          P9-2 U97-15
16
           BL
          U97-16 U83-7 U85-7 U126-16
           IONMI*
17
          J15-29 U97-17 J14-29 J13-29 U139-13 J12-29
           VBL
18
          U175-15 U87-5 U97-19 U97-18 U121-19 U154-6
19
           VBL
          U175-15 U87-5 U97-19 U97-18 U121-19 U154-6
20
          +50
           IRQ*
21
          U97-21 U65-4 U98-26 U97-9 U73-21
           IR/W*
22
          U98-28 U97-22 U112-14 U73-22 U163-11 U65-34 U160-12
           FFEX*
23
          U97-23 U148-10 U112-6
24
           CS6522
          R68-2 U73-24 C59-1 U97-24
25
           PREIM
          J12-40 J13-40 J14-40 J15-40 U119-12 U73-25 U123-5
          U97-25 U139-10 R94-1
           ID7
26
          U98-25 U65-26 U97-26 U72-22 U73-26 U64-17 U68-8
27
           ID6
          U98-24 U65-27 U97-27 U72-21 U73-27 U64-16
                                                       U68-7
28
           ID5
          U98-23 U65-28 U97-28 U72-20 U73-28 U64-15 U68-6
29
           ID4
          U98-22 U65-29 U97-29 U72-19 U73-29 U64-14 U68-5
```

mappia computar inc.

```
30
                ID3
               U98-21 U65-30 U97-30 U72-18 U73-30 U64-13 U68-4
                ID2
    31
               U98-20 U65-31 U97-31 U72-17 U73-31 U64-11 U68-3
    32
                IDI
               U98-19 U65-32 U97-32 U72-16 U73-32 U64-10 U68-2
    33
                IDO
               U98-18 U65-33 U97-33 U72-15 U73-33 U64-9 U68-1
               RESET*
    34
               U65-40 U162-10 U98-4 U97-34 U73-34 U75-15 U79-9
               U173-1
    35
                A3
               J15-5 J14-5 J13-5 J12-5 U5-10 U109-1 U111-1
               U97-35 U177-3 U94-3 U75-3 U73-35 U63-12
    36
                A2
               J15-4 J14-4 J13-4 J12-4 U5-6 U101-9 U97-36
            · U177-2 U94-2 U75-2 U73-36 U63-14
    37
               J15-3 J14-3 J13-3 J12-3 U2-10 U97-37 U98-14
               U101-10 U177-1 U94-1 U73-37 U75-1 U63-16
    38
                A0
               J15-2 J14-2 J13-2 J12-2 U2-6 U97-38 U98-13
               U101-11 U94-13 U73-38 U75-13 U63-18 U177-13
    39
                KBDINT*
               U106-6 U97-39
    40
                CKIRQ*
               U72-13 R79-2 U97-40
U98 7 6551 28 B2
    1
               GND
               +50
    2
    3
                SEL6551*
               U98-3 U76-7 U148-12
                RESET*
               U65-40 U162-10 U98-4 U97-34 U73-34 U75-15 U79-9
               U173-1
    5
               NO CONNECTION
    6
               ACIACLK
               U98-6 U140-5
    7
               NO CONNECTION
    8
               RTS*
               U99-12 U98-8
    9
                CTS*
               U100-6 U98-9
    10
                TXD*
               U99-4 U98-10
    11
                DTR*
               U99-9 U98-11
    12
                RXD*
               U100-3 U98-12
    13
               A0
               J15-2 J14-2 J13-2 J12-2 U2-6 U97-38 U98-13
```

mappie computer inc.

```
U101-11 U94-13 U73-38 U75-13 U63-18 U177-13
    14
               J15-3 J14-3 J13-3 J12-3 U2-10 U97-37 U98-14
               U101-10 U177-1 U94-1 U73-37 U75-1 U63-16
    15
               +5V
                DCD*
    16
               U100-11 U98-16
                DSR*
    17
               U100-8 U98-17
    18
                IDO
               U98-18 U65-33 U97-33 U72-15 U73-33 U64-9 U68-1
    19
                ID1
               U98-19 U65-32 U97-32 U72-16 U73-32 U64-10 U68-2
    20
                ID2
               U98-20 U65-31 U97-31 U72-17 U73-31 U64-11 U68-3
                ID3
    21
               U98-21 U65-30 U97-30 U72-18 U73-30 U64-13
    22
                ID4
               U98-22 U65-29 U97-29 U72-19 U73-29 U64-14
                                                             U68-5
                ID5
    23
               U98-23 U65-28 U97-28 U72-20 U73-28 U64-15
                                                             U68-6
    24
                ID6
               U98-24 U65-27 U97-27 U72-21 U73-27 U64-16
                                                             U68-7
    25
                ID7
               U98-25 U65-26 U97-26 U72-22 U73-26 U64-17 U68-8
    26
                IRQ*
               U97-21 U65-4 U98-26 U97-9 U73-21
                CIM
    27
               U132-2 U135-1 U119-10 U123-11 U180-5 U98-27 U80-11
               U84-11
               IR/W*
    28
               U98-28 U97-22 U112-14 U73-22 U163-11 U65-34 U160-12
U99 7 1488 14 J2
               -12V
    1
               NO CONNECTION
    2
               NO CONNECTION
    3
     4
                TXD*
               U99-4 U98-10
    5
               +57
    6
                PTXD
               U172-12 U99-6
    7
               GND
                PDTR
    8
               U172-17 U99-8
    9
                DTR*
               U99-9 U98-11
    10
               +57
    11
                PRTS
               U172-14 U99-11
    12
                RTS*
               U99-12 U98-8
```

papple computer inc.

```
+5V
    13
    14
               +12V
U100 7 1489 14 K2
                PRXD
               U172-13 U100-1
    2
               NO CONNECTION
    3
               RXD*
               U100-3 U98-12
               PCTS
               R87-2 U172-15 U100-4
               NO CONNECTION
    6
                CTS*
               U100-6 U98-9
    7
               GND
    8
               DSR*
               U100-8 U98-17
    9
               NO CONNECTION
    10
               PDSR
               R88-2 U172-16 U100-10
    11
               DCD*
               U100-11 U98-16
    12
               NO CONNECTION
    13
               PDCD
               R89-2 U172-18 U100-13
    14
               +5V
U101 7 LS251 16 L7
                SCO
               U160-3 U73-18 U160-5 U101-1
    2
               SW2UF
               U101-2 U169-14
               SW1/MGNSWUF
    3
               R85-2 U169-19 U73-39 U101-3
    4
               SWOUF
               U101-4 U169-13
    5
               D7
               J15-42 J14-42 J13-42 J12-42 U68-12 J16-24 U111-12
               U101-5 U91-7 U69-12 P15-9
    6
               NO CONNECTION
    7
                CO6 X*
               U101-7 U77-9
    3
               GND
    9
                A2
               J15-4 J14-4 J13-4 J12-4 U5-6 U101-9 U97-36
               U177-2 U94-2 U75-2 U73-36 U63-14
    10
               Al
               J15-3 J14-3 J13-3 J12-3 U2-10 U97-37 U98-14
               U101-10 U177-1 U94-1 U73-37 U75-1 U63-16
    11
               A0
               J15-2 J14-2 J13-2 J12-2 U2-6 U97-38 U98-13
               U101-11 U94-13 U73-38 U75-13 U63-18 U177-13
```

```
apple computer inc.
                                                                          ٠,
      12
                  MUX1
                 U101-12 U175-14 U5-13
                  PDLOT*
      13
                 U101-13 U105-7 R57-2
      14
                 IRQ1*
                 U101-14 J12-30 P2-7 U148-1
      15
                 IRQ2*
                 U101-15 J13-30 P2-6 U148-2
      16
                 +5V
· U103 7 380N-8N 8 M11
                 NO CONNECTION
                 C78-1 U103-2 R34-2 R36-1
      3
                 CND
                 GND
      5
                 GND
                R69-2 U103-6
                 +12V
                 C13-1 U103-8
 U105 7 9708 16 M9
      1
                 AXCO
                U161-5 U75-12 U105-1
      2
                 PDL2
                U160-4 U105-2 U75-10
                 PDLEN
                U105-3 U75-11
                 TCAP
                C15-1 U105-4
      5
                GND
      6
                U105-6 R39-2 C9-1
      7
                 PDLOT*
                U101-13 U105-7 R57-2
      8
                U105-8 R37-2 R38-1 C76-1
      9
                NO CONNECTION
      10
                R9-1 T1-1 X1-1 U105-10
      11
                 Y1/XCOUF
                U161-6 U169-17 U105-11
      12
                 PX1/SER
                U105-12 U161-8 U160-9 U169-18
      13
                 YOUF
                U105-13 U169-15
      14
                +5V
      15
                 XOUF
                U105-15 U169-12
      16
                 PDLO
                U105-16 U75-9
 U106 8 LS74 14 H11
     1
                CLRSTRB*
                U106-1 U77-14
      2
                 S5B
                                    15.75
```

```
apple computer inc.
               R107-2 U106-2 U106-4 U106-10 U106-13 U93-1 U114-10
               U114-7 U116-5
               U139-3 U106-3
    3
    4
                S5B
               R107-2 U106-2 U106-4 U106-10 U106-13 U93-1 U114-10
               U114-7 U116-5
               U106-5 U111-14
    5
                KBDINT*
    6
               U106-6 U97-39
    7
               GND
               NO CONNECTION
    8
                KAPPLEII*
    9
               U106-9 X3-2 U111-6
                S5B
    10
               R107-2 U106-2 U106-4 U106-10 U106-13 U93-1 U114-10
               U114-7 U116-5
                ANYKEY
    11
               U107-4 R40-1 X2-2 U106-11 U109-3
    12
                APPLEII*
               J7-5 P11-5 U106-12 U164-5
    13
                S5B
               R107-2 U106-2 U106-4 U106-10 U106-13 U93-1 U114-10
               U114-7 U116-5
    14
               +5V
U107 8 AY3600 40 H14
               C16-1 U107-1
               U107-2 C16-2 R47-2
    2
               U107-3 R47-1
    3
                ANYKEY
               U107-4 R40-1 X2-2 U106-11 U109-3
               NO CONNECTION
    5
                KSHIFT*
     6
               U107-6 U109-6
     7
                ASCII7
               U107-7 U111-13
     8
                ASCII6
               U107-8 U111-11
     9
                ASCI15
               U107-9 U111-5
     10
                ASCII4
               U107-10 U111-2
     11
                ASCII3
               U107-11 U109-14
     12
                ASCII2
               U107-12 U109-11
     13
                ASCIII
               U107-13 U109-5
     14
                ASCIIO
               U107-14 U109-2
     15
               GNDF
     16
                DTRDY*
                                   15.76
```

```
apple computer inc.
               U107-16 U162-1
                KY0
    17
               J7-1 U107-17
                KY 1
    13
               J7-2 U107-18
               KY2
    19
               J7-4 U107-19
    20
               KY3
               J7-6 U107-20
               KY4
    21
               J7-8 U107-21
               KY5
    22
               J7-10 U107-22
    23
               KY6
               J7-23 U107-23
    24
               KY7
               J7-25 U107-24
    25
               KY8
               J7-12 U107-25
    26
               KY9
             J7-22 U107-26
    27
               -12FV
    28
               CONTROL*
               J7-11 U179-13 U107-28 U109-10 P11-2
               SHIFT*
    29
               J7-24 P11-6 U107-29
    30
               +5FV
               U107-31 C22-1
    31
    32
               NO CONNECTION
    33
               KX7UF
              U171-14 U107-33
    34
               KX6UF
               U171-19 U107-34
    35
               KX5UF
               U171-16 U107-35
    36
               KX4UF
               U171-18 U107-36
    37
               KX3UF
               U171-17 U107-37
    38
               KX2UF
               U171-13 U107-38
    39
               KX1UF
               U171-15 U107-39
    40
               KXOUF
               U171-12 U107-40
U109 8 LS257 16 J12
               A3
               J15-5 J14-5 J13-5 J12-5 U5-10 U109-1 U111-1
               U97-35 U177-3 U94-3 U75-3 U73-35 U63-12
               ASCI10
               U107-14 U109-2
```

```
apple computer inc.
    3
               ANYKEY
               U107-4 R40-1 X2-2 U106-11 U109-3
     4
               J15-49 J14-49 J13-49 J12-49 U68-19 J16-17 U109-4
               U91-16 U66-4 P15-2
               ASCIII
    5
               U107-13 U109-5
    6
               KSHIFT*
               U107-6 U109-6
    7
               Dl
               J15-48 J14-48 J13-48 J12-48 U68-18 J16-18 U109-7
               U91-4 U66-7 P15-3
    8
               GND
    9
               D2
               J15-47 J14-47 J13-47 J12-47 U68-17 J16-19 U109-9
               U91-15 U66-9 P15-4
    10
               CONTROL*
               J7-11 U179-13 U107-28 U109-10 P11-2
    11
               ASCII2
               U107-12 U109-11
    12
               D3
               J15-46 J14-46 J13-46 J12-46 U68-16 J16-20 U109-12
               U91-5 U66-12 P15-5
    13
               CAPLCK*
               J7-9 P11-3 U109-13
    14
               ASCII3
               U107-11 U109-14
    15
               KBD*
               U109-15 U111-15 U77-15
    16
               +5V
U111 8 LS257 16 H12
               A3
               J15-5 J14-5 J13-5 J12-5 U5-10 U109-1 U111-1
               U97-35 U177-3 U94-3 U75-3 U73-35 U63-12
    2
               ASCII4
               U107-10 U111-2
    3
               APPLE1*
               J7-7 P11-4 U111-3
    4
               D4
               J15-45 J14-45 J13-45 J12-45 U68-15 J16-21 U111-4
               U91-14 U69-4 P15-6
    5
               ASCII5
               U107-9 U111-5
               KAPPLEII*
    6
               U106-9 X3-2 U111-6
    7
               J15-44 J14-44 J13-44 J12-44 U68-14 J16-22 U111-7
               U91-6 U69-7 P15-7
    8
               GND
    9
               J15-43 J14-43 J13-43 J12-43 U68-13 J16-23 U111-9
                                  15.78
```

```
capple computer inc.
               U91-13 U69-9 P15-8
               Q9-3 R43-1 U111-10
    10
               ASCII6
    11
               U107-8 U111-11
    12
               D7
               J15-42 J14-42 J13-42 J12-42 U68-12 J16-24 U111-12
               U101-5 U91-7 U69-12 P15-9
    13
               ASCII7
               U107-7 U111-13
               U106-5 U111-14
    14
               KBD*
    15
               U109-15 U111-15 U77-15
               +5V
    16
U112 4 LS139 16 C8
               U112-1 U71-9
    1
    2
               A4
               J15-6 J14-6 J13-6 J12-6 U9-6 U77-1 U76-1
               U112-2 U63-9
    3
               A5
               J15-7 J14-7 J13-7 J12-7 U9-10 U76-2 U77-2
               U112-3 U63-7
               FFCX*
    4
               U165-7 U112-4
    5
               FFDX*
               U112-5 U73-23 U148-9
               FFEX*
    6
               U97-23 U148-10 U112-6
    7
               NO CONNECTION
    8
               GND
               NO CONNECTION
    G
    10
               NO CONNECTION
               NO CONNECTION
    11
    12
               U72-3 U112-12
    13
               C07X*
               U180-6 U77-7 U112-13 U158-1 U72-1 U150-5 U148-13
    14
                IR/W*
               U98-28 U97-22 U112-14 U73-22 U163-11 U65-34 U160-12
    15
               IOSTOPD*
               U123-9 U112-15 U180-3
     16
               +5V
U113 8 556 14 A5
               NO CONNECTION
     1
     2
                UPRST*
               C20-1 U113-6 U113-2 R44-2 X4-2 X6-1
               NO CONNECTION
     3
               +5V
                TRESET
     5
               U113-5 R92-1
                UPRST*
               C20-1 U113-6 U113-2 R44-2 X4-2 X6-1
                                   15.79
```

```
appie computer inc.
     7
               GND
               U113-8 R46-2 U113-12 C21-1
     8
     9
                FLASH
               U113-9 U136-5
     10
               +5V
               NO CONNECTION
     11
     12
               U113-8 R46-2 U113-12 C21-1
               U113-13 R45-2 R46-1
     13
     14
               +5V
Ull4 9 LS161 16 F10
                UUTRST*
               U124-13 U119-1 U123-1 R53-2 U114-1 J21-3 U116-1
               U120-1 U118-1 U117-1
     2
                CIM*
               U153-2 U123-2 U119-11 U120-2 U118-2 U116-2 U114-2
               U126-11 U85-4 U144-5 U132-12 U150-4
    3
               GND
               GND
    5
               GND
    6
               GND
               S5B
               R107-2 U106-2 U106-4 U106-10 U106-13 U93-1 U114-10
               U114-7 U116-5
    8
               GND
    9
               HPE*
               U135-3 U152-2 U114-9 U116-9 U116-12
               S5B
               R107-2 U106-2 U106-4 U106-10 U106-13 U93-1 U114-10
               U114-7 U116-5
    11
               Н3
               U114-11 U1-5 U121-6
    12
               U121-7 U5-5 U114-12 U85-8
    13
               U114-13 U2-11 U155-9
    14
               HO
               U114-14 U2-5
    15
               U116-10 U114-15 U116-7
    16
              +5V
Ul16 9 LS161 16 F11
               UUTRST*
    1
              U124-13 U119-1 U123-1 R53-2 U114-1 J21-3 U116-1
              U120-1 U118-1 U117-1
    2
               CIM*
              U153-2 U123-2 U119-11 U120-2 U118-2 U116-2 U114-2
              U126-11 U85-4 U144-5 U132-12 U150-4
    3
              GND
              CND
               S5B
              R107-2 U106-2 U106-4 U106-10 U106-13 U93-1 U114-10
                                   15.80
```

appia computar inc. U114-7 U116-5 COMP 6 U116-6 U121-17 U118-3 7 U116-10 U114-15 U116-7 8 GND 9 HPE* U135-3 U152-2 U114-9 U116-9 U116-12 U116-10 U114-15 U116-7 10 11 ٧A U121-3 U175-5 U116-11 U82-5 U81-5 HPE* 12 U135-3 U152-2 U114-9 U116-9 U116-12 13 H5 U121-4 U1-14 U116-13 14 H4 U121-5 U1-3 U116-14 U118-5 U116-15 U118-10 U118-7 15 16 U117 9 S195 16 D10 UUTRST* 1 U124-13 U119-1 U123-1 R53-2 U114-1 J21-3 U116-1 U120-1 U118-1 U117-1 2 Q3* U93-9 U136-12 U91-12 U117-11 U117-2 U117-3 U135-12 U131-5 R102-2 R103-1 U146-1 3 Q3* U93-9 U136-12 U91-12 U117-11 U117-2 U117-3 U135-12 U131-5 R102-2 R103-1 U146-1 4 S5D R109-2 U124-1 U124-4 U124-10 U10-13 U146-4 U123-4 U123-10 U123-13 U117-4 U117-5 U117-6 U117-7 5 SSD R109-2 U124-1 U124-4 U124-10 U10-13 U146-4 U123-4 U123-10 U123-13 U117-4 U117-5 U117-6 U117-7 S5D 6 R109-2 U124-1 U124-4 U124-10 U10-13 U146-4 U123-4 U123-10 U123-13 U117-4 U117-5 U117-6 U117-7 7 S5D R109-2 U124-1 U124-4 U124-10 U10-13 U146-4 U123-4 U123-10 U123-13 U117-4 U117-5 U117-6 U117-7 8 GND 9 LDPS* U117-9 U79-15 U131-6 10 C14M U146-6 R100-1 U117-10 U119-9 U79-7 U85-11 11 Q3* U93-9 U136-12 U91-12 U117-11 U117-2 U117-3 U135-12 U131-5 R102-2 R103-1 U146-1 12 Q3 J14-37 U85-3 J15-37 J13-37 J12-37 U117-12 R93-1

15.81

U154-2

dappie computer inc.

```
13
               NO CONNECTION
               Q1
               U6-8 U131-4 U3-8 U124-12 U117-14
     15
               U119-13 U150-10 U117-15 U131-2 U78-11
     16
               +57
Ul18 9 LS161 16 G11
                UUTRST*
               U124-13 U119-1 U123-1 R53-2 U114-1 J21-3 U116-1
               U120-1 U118-1 U117-1
    2
                CIM*
               U153-2 U123-2 U119-11 U120-2 U118-2 U116-2 U114-2
               U126-11 U85-4 U144-5 U132-12 U150-4
    3
                COMP
               U116-6 U121-17 U118-3
    4
               GND
    5
               U118-5 U116-15 U118-10 U118-7
               S5060
               U120-3 U121-15 U118-6
    7
               U118-5 U116-15 U118-10 U118-7
    8
               GND
    9
               UUTSUNK*
               J19-1 U118-9 U162-8 U120-9
    10
               U118-5 U116-15 U118-10 U118-7
    11
               ٧l
               U121-22 U2-13 U118-11 U13-5 U13-3
    12
               V0
               U121-23 U13-11 U118-12
    13
               VC
               U121-1 U175-7 U118-13 U83-15 U83-14 U82-7 U81-7
    14
               U121-2 U175-6 U118-14 U82-6 U81-6
    15
               U120-5 U118-15 U120-4 U120-10 U120-7
    16
               +57
Ul19 9 S175 16 B12
    1
               UUTRST*
               U124-13 U119-1 U123-1 R53-2 U114-1 J21-3 U116-1
              U120-1 U118-1 U117-1
    2
               C7M
               J15-36 J14-36 J13-36 J12-36 U141-9 U119-2 U146-12
               U90-14
    3
               C7M*
               U119-3 U153-13 U119-4
    4
               C7M*
              U119-3 U153-13 U119-4
    5
              U119-5 U146-11
    6
               C3.5M*
              U135-13 U119-6 U147-1 U90-2
               C3.5M
              U132-10 U141-10 U146-13 U119-7 J20-3
```

capple computer inc.

```
GND
    8
    9
               C14M
               U146-6 R100-1 U117-10 U119-9 U79-7 U85-11
    10
               CIM
               U132-2 U135-1 U119-10 U123-11 U180-5 U98-27 U80-11
               U84-11
               CIM*
    11
               U153-2 U123-2 U119-11 U120-2 U118-2 U116-2 U114-2
               U126-11 U85-4 U144-5 U132-12 U150-4
    12
               PREIM
               J12-40 J13-40 J14-40 J15-40 U119-12 U73-25 U123-5
              U97-25 U139-10 R94-1
    13
               Q0
               U119-13 U150-10 U117-15 U131-2 U78-11
    14
              U152-13 U150-9 U119-14 U12-2 U12-5 U12-10 U12-13
               NO CONNECTION
    15
               +5V
    16
U120 9 LS161 16 G12
               UUTRST*
    1
               U124-13 U119-1 U123-1 R53-2 U114-1 J21-3 U116-1
               U120-1 U118-1 U117-1
    2
               CIM*
               U153-2 U123-2 UL19-11 U120-2 U118-2 U116-2 U114-2
              U126-11 U85-4 U144-5 U132-12 U150-4
    3
               S5060
               U120-3 U121-15 U118-6
               U120-5 U118-15 U120-4 U120-10 U120-7
    5
               U120-5 U118-15 U120-4 U120-10 U120-7
    6
               CND
    7
               U120-5 U118-15 U120-4 U120-10 U120-7
    3
               GND
               UUTSUNK*
               J19-1 U118-9 U162-8 U120-9
    10
               U120-5 U118-15 U120-4 U120-10 U120-7
    11
               V5
              U120-11 U154-9
    12
               V4
               U87-19 U1-2 U154-4 U120-12 U1-11
    13
               ٧3
               U120-13 U1-15 U154-5 U1-6
               V2
              U120-14 U154-10 U87-22
               U162-9 U120-15
    15
    16
               +5V
U121 9 2316 24 341-0030 G9
    1
               VC
               U121-1 U175-7 U118-13 U83-15 U83-14 U82-7 U81-7
               U121-2 U175-6 U118-14 U82-6 U81-6
```

gappia computer inc.

```
U121-3 U175-5 U116-11 U82-5 U81-5
                H5
               U121-4 U1-14 U116-13
    5
                H4
               U121-5 U1-3 U116-14
    6
                Н3
               U114-11 U1-5 U121-6
    7
                H2
               U121-7 U5-5 U114-12 U85-8
    8
                V2*V5
               U121-8 U154-8 U5-3
    9
                RSYNCH
               U121-9 U126-4
                RCOLRGT
    10
               U121-10 U126-7
    11
               RTCWRT
               U126-13 U121-11
    12
               GND
    13
                RBL
               U121-13 U154-12
    14
                RRFSH
               U121-14 U126-3
    15
                S5060
               U120-3 U121-15 U118-6
    16
                RFIELD
               U121-16 U126-18
    17
                COMP
               U116-6 U121-17 U118-3
    18
               FIELDIN
               J19-3 U121-18 R63-1
    19
               VBL
               U175-15 U87-5 U97-19 U97-18 U121-19 U154-6
    20
               GND
    21
               +57
    22
                ٧ı
               U121-22 U2-13 U118-11 U13-5 U13-3
    23
               V0
               U121-23 U13-11 U118-12
    24
               +5V
U123 9 S74 14 D11
    ì
                UUTRST*
               U124-13 U119-1 U123-1 R53-2 U114-1 J21-3 U116-1
               U120-1 U118-1 U117-1
    2
                CIM*
               U153-2 U123-2 U119-11 U120-2 U118-2 U116-2 U114-2
               U126-11 U85-4 U144-5 U132-12 U150-4
    3
                ΑX
               U124-9 U123-3
               SSD
               R109-2 U124-1 U124-4 U124-10 U10-13 U146-4 U123-4
```

mappia computar inc.

```
U123-10 U123-13 U117-4 U117-5 U117-6 U117-7
    5
               J12-40 J13-40 J14-40 J15-40 U119-12 U73-25 U123-5
               U97-25 U139-10 R94-1
               PRE 1M*
    6
               J12-38 J13-38 J14-38 J15-38 U123-6 R95-1
    7
               GND
               NO CONNECTION
               IOSTOPD*
    9
               U123-9 U112-15 U180-3
    10
               SSD
               R109-2 U124-1 U124-4 U124-10 U10-13 U146-4 U123-4
               U123-10 U123-13 U117-4 U117-5 U117-6 U117-7
    11
               U132-2 U135-1 U119-10 U123-11 U180-5 U98-27 U80-11
               U84-11
    12
               FSPACE*
               U180-1 U176-1 U165-12 U123-12 U148-8
    13
               SSD
               R109-2 U124-1 U124-4 U124-10 U10-13 U146-4 U123-4
               U123-10 U123-13 U117-4 U117-5 U117-6 U117-7
    14
U124 9 S74 14 A11
    l
               S5D
               R109-2 U124-1 U124-4 U124-10 U10-13 U146-4 U123-4
               U123-10 U123-13 U117-4 U117-5 U117-6 U117-7
               U124-2 U152-8
    2
    3
               U124-3 U146-3
    4
               S5D
               R109-2 U124-1 U124-4 U124-10 U10-13 U146-4 U123-4
               U123-10 U123-13 U117-4 U117-5 U117-6 U117-7
    5
               PHO
               Jt5-19 U136-11 J14-19 J13-19 J12-19 U124-5 U65-37
               R96-1
    6
               NO CONNECTION
               GND
    7
    8
               AX*
               U124-8 U2-2 U13-2 U9-2 U5-2 J17-23
    9
               AX
               U124-9 U123-3
    10
               S5D
               R109-2 U124-1 U124-4 U124-10 U10-13 U146-4 U123-4
               U123-10 U123-13 U117-4 U117-5 U117-6 U117-7
    11
               C14M*
               U141-13 U146-8 U124-11 J21-2
    12
               Ql
               U6-8 U131-4 U3-8 U124-12 U117-14
    13
               UUTRST*
              U124-13 U119-1 U123-1 R53-2 U114-1 J21-3 U116-1
              U120-1 U118-1 U117-1
    14
               +5V
```

mappie computer inc.

```
U126 9 LS374 20 G10
    1
               RFSH
    2
               U158-13 U11-16 U126-2
    3
               RRFSH
               U121-14 U126-3
               RSYNCH
               U121-9 U126-4
               SYNCH
    5
               J20-1 P17-10 U126-5 P3-2 P4-6
    6
               COLRGATE
               J20-8 U147-2 U126-6
    7
               RCOLRGT
               U121-10 U126-7
               DHIRES
    8
               U83-10 U126-8 U82-8 U81-8 U87-17
    9
               RDHIRES
               U175-1 U11-17 U3-2 U6-3 U126-9
    10
               GND
               CIM*
    11
               U153-2 U123-2 U119-11 U120-2 U118-2 U116-2 U114-2
               U126-11 U85-4 U144-5 U132-12 U150-4
               TCWRT
    12
               U126-12 U144-4
               RTCWRT
    13
               U126-13 U121-11
    14
               U126-14 U152-1 U154-11
               U158-12 U126-15
    15
    16
               BL
               U97-16 U83-7 U85-7 U126-16
               U126-17 U152-3
    17
    18
               RFIELD
               U121-16 U126-18
    19
               FIELDOUT
               U126-19 J19-2
               +5V
    20
U128 2 S86 14 E10
    1
                A10
               J15-12 J14-12 J13-12 J12-12 U128-1 U74-3 U71-4
               U67-9
               PCAS3*
    2
               U128-2 U128-13 P1-6 U3-11 U4-8
               U5-12 U128-3
    3
    4
               A13
               J15-15 J14-15 J13-15 J12-15 U128-4 U155-12 U165-15
               U71-1 U70-7 U6-5 U3-6 U174-7
               PRASO.3
               U128-5 U11-14 U12-1 U3-15 U6-4
               U128-9 U128-6
               CND
```

```
appia compubar 🖦
     8
               U13-12 U128-8
               U128-9 U128-6
     9
               PCAS1*
     10
               P1-3 U4-4 U6-12 U128-10
               U9-4 U128-11
     11
     12
               All
               J15-13 J14-13 J13-13 J12-13 U128-12 U6-6 U71-3
               U150-13 U74-5 U67-12 U3-5 U174-5
     13
               PCAS3*
               U128-2 U128-13 P1-6 U3-11 U4-8
     14
               +57
U131 3-9 LS51 14 B11
              U152-6 U144-10 U131-1
    1
     2
                Q0
               U119-13 U150-10 U117-15 U131-2 U78-11
    3
            U131-3 U135-5
     4
               Q1
               U6-8 U131-4 U3-8 U124-12 U117-14
    5
               Q3*
               U93-9 U136-12 U91-12 U117-11 U117-2 U117-3 U135-12
               U131-5 R102-2 R103-1 U146-1
               LDPS*
    6
               U117-9 U79-15 U131-6
    7
               CND
    8
               ZPAGE*
               U11-1 U174-15 U67-1 U131-8 U70-1
    9
               DMA1
               U131-11 U163-6 U131-10 U131-9 U160-13
    10
               DMA1
               U131-11 U163-6 U131-10 U131-9 U160-13
    11
               DMA1
              U131-11 U163-6 U131-10 U131-9 U160-13
              U135-6 U131-12
U144-9 U131-13 U155-4
    12
    13
    14
              +5V
U132 3-5-7 LS86 14 D4
               SEL374
              U87-10 U132-13 U132-1
               CIM
              U132-2 U135-1 U119-10 U123-11 U180-5 U98-27 U80-11
              U84-11
    3
               VAEN
              U84-1 U132-3
               Z0
              U72-5 U132-4 U73-10
    5
               PPA8
              U158-4 U152-4 U158-5 U65-17 U64-23 U132-5
    6
              U67-2 U132-6
    7
              GND
    8
              U140-3 U132-8
```

```
epple computer inc.
     9
                DH2
               J132-9 U85-9
                C3.5M
               U132-10 U141-10 U146-13 U119-7 J20-3
                VBEN
               U80-1 U132-11
                CIM*
               U153-2 U123-2 U119-11 U120-2 U118-2 U116-2 U114-2
               U126-11 U85-4 U144-5 U132-12 U150-4
    13
               SEL374
              U87-10 U132-13 U132-1
    14
               +50
U135 3-9 LS260 14 C9
    1
                CIM
               U132-2 U135-1 U119-10 U123-11 U180-5 U98-27 U80-11
               U84-11
    2
               HPEDIS
              U135-2 J21-1 R54-1
    3
               HPE*
              U135-3 U152-2 U114-9 U116-9 U116-12
               PA11
              U64-18 U144-12 U65-20 U67-13 U135-4
    5
              U131-3 U135-5
    6
              U135-6 U131-12
    7
              CND
    3
              PA13
              U65-23 U135-8 U70-6
    9
               PA12
              U65-22 U135-9 U70-3
    10
               PA15
              U135-10 U11-4 U70-13 U65-25
    11
               PA14
              U65-24 U135-11 U70-10
    12
               Q3*
              U93-9 U136-12 U91-12 U117-11 U117-2 U117-3 U135-12
              U131-5 R102-2 R103-1 U146-1
               C3.5M*
    13
              U135-13 U119-6 U147-1 U90-2
    14
              +50
U136 2-5 LS51 14 H4
               SYNC
    1
              U65-7 U136-1 J15-35 U174-3 J14-35 J13-35 J12-35
    2
               DV7
              U36-3 U78-3 U80-2 U84-2 U136-3 U136-2
    3
               DV7
              U86-3 U78-3 U80-2 U84-2 U136-3 U136-2
               DC7
              U79-2 U78-2 U82-14 U136-4
               FLASH
              U113-9 U136-5
                                  15.88
```

apple computer inc. U173-2 U136-6 6 7 GND CLKBK 8 U136-8 U10-9 9 R/W* J15-18 J14-18 J13-18 J12-18 U3-3 U136-9 U180-17 U176-6 U165-11 U160-11 IND* 10 U136-10 U147-5 U174-12 11 PHO J15-19 U136-11 J14-19 J13-19 J12-19 U124-5 U65-37 R96-1 12 Q3* U93-9 U136-12 U91-12 U117-11 U117-2 U117-3 U135-12 U131-5 R102-2 R103-1 U146-1 13 NO CONNECTION 14 +50 U139 5-8 LS132 14 H10 U96-9 U139-1 1 U96-10 U162-2 U139-2 3 U139-3 U106-3 4 U139-4 U139-11 5 RESETLK* U179-14 U73-6 P19-5 U139-5 NMI* 6 U139-6 U65-6 U155-2 7 GND U139-8 U154-1 8 9 CH80* U139-9 U153-12 U87-14 10 PREIM J12-40 J13-40 J14-40 J15-40 U119-12 U73-25 U123-5 U97-25 U139-10 R94-1 11 U139-4 U139-11 12 KRESET* U139-12 R80-1 C71-1 U179-15 J7-15 13 IONMI* J15-29 U97-17 J14-29 J13-29 U139-13 J12-29 14 U140 7-9 S74 14 D5 S5C 1 R108-2 U140-1 U140-4 U140-10 U140-13 2 U140-6 U140-2 3 U140-3 U132-8 4 S5C R108-2 U140-1 U140-4 U140-10 U140-13

15.89

5

6

ACIACLK

GND

U98-6 U140-5

U140-6 U140-2

```
and souther Inc.
Kit y
               NO CONNECTION
    8
               U152-9 U140-9
    9
    10
               S5C
               R108-2 U140-1 U140-4 U140-10 U140-13
               U152-10 U152-11 U140-11
    11
               PHASEN
    12
               U140-12 U180-13
               S5C
    13
               R108-2 U140-1 U140-4 U140-10 U140-13
    14
U141 4-5 LS00 14 H2
               AHIRES
    l
               U88-1 U87-13 U141-1
               U141-2 U141-8
    2
               U141-12 U141-3
    3
               U141-4 U150-6
    5
               PH2M
               P19-10 U141-5 U65-39 U176-17
    6
               GPH1
               U162-3 U76-4 U141-6 U74-4
    7
               GND
    8
               U141-2 U141-8
    9
               C7M
               J15-36 J14-36 J13-36 J12-36 U141-9 U119-2 U146-12
               U90-14
    10
                C3.5M
               U132-10 U141-10 U146-13 U119-7 J20-3
    11
                CKDSP
               U141-11 U89-9
    12
               U141-12 U141-3
               C14M*
    13
               U141-13 U146-8 U124-11 J21-2
    14
               +5V
U144 3-5 LS20 14 B10
                ENCWRT
    1
               U177-10 U144-1
    2
                Q0*
               U152-12 U144-2 U85-2
               NO CONNECTION.
                TCWRT
               U126-12 U144-4
                CIM*
               U153-2 U123-2 U119-11 U120-2 U118-2 U116-2 U114-2
               U126-11 U85-4 U144-5 U132-12 U150-4
               WE2114*
    6
               U82-10 U175-16 U81-10 U144-6
    7
               GND
               DMAOK
    8
               U144-8 J12-27 J15-27 J14-27 J13-27
               U144-9 U131-13 U155-4
                                   15.90
```

papple computer inc.

```
10
               U152-6 U144-10 U131-1
               NO CONNECTION
     11
                PA11
               U64-18 U144-12 U65-20 U67-13 U135-4
     13
                TROMSEL
               U162-12 U144-13
               +57
     14
U146 9 S36 14 B13
                Q3*
               U93-9 U136-12 U91-12 U117-11 U117-2 U117-3 U135-12
               U131-5 R102-2 R103-1 U146-1
     2
               Q11-3 R51-1 U146-10 U146-5 U146-2
     3
               U124-3 U146-3
                S5D
               R109-2 U124-1 U124-4 U124-10 U10-13 U146-4 U123-4
               U123-10 U123-13 U117-4 U117-5 U117-6 U117-7
    5
               Q11-3 R51-1 U146-10 U146-5 U146-2
     6
               U146-6 R100-1 U117-10 U119-9 U79-7 U85-11
    7
               CND
    8
                C14M*
               U141-13 U146-8 U124-11 J21-2
    9
               GND
    10
               Q11-3 R51-1 U146-10 U146-5 U146-2
    11
               U119-5 U146-11
    12
               C7M
               J15-36 J14-36 J13-36 J12-36 U141-9 U119-2 U146-12
               U90-14
    13
                C3.5M
               U132-10 U141-10 U146-13 U119-7 J20-3
    14
               +5₹
U147 4-5 LS11 14 K8
                C3.5M*
               U135-13 U119-6 U147-1 U90-2
    2
                COLRGATE
               J20-8 U147-2 U126-6
    3
               A15
               J15-17 J14-17 J13-17 J12-17 U3-4 U147-3 U70-12
               U174-16 U6-7
    4
               A14
               J15-16 J14-16 J13-16 J12-16 U3-7 U147-4 U70-9
               U6-16 U174-4
    5
               IND*
               U136-10 U147-5 U174-12
    6
               C-FXXX
               U71-15 U180-2 U71-14 U71-13 U147-6 U147-9 U165-1
    7
```

```
apple computer inc.
     8
                CXXX
               U176-15 U74-6 U150-1 U147-8
     9
                C-FXXX
               U71-15 U180-2 U71-14 U71-13 U147-6 U147-9 U165-1
     10
                IOEN
               U73-8 P19-3 U147-10
               U147-11 U155-13
     11
     12
                COLORBURST
               R55-1 U147-12
     13
                COLORKILL*
               U147-13 U87-11 J20-9
     14
               +5V
U148 4 LS21 14 J4
     1
                IRQ1*
               U101-14 J12-30 P2-7 U148-1
     2
                IRQ2*
               U101-15 J13-30 P2-6 U148-2
     3
               NO CONNECTION
                IRQ3*
               U97-7 J14-30 P2-4 U148-4
                IRQ4*
    5
               U97-6 J15-30 P2-3 U148-5
     6
               U155-8 U148-6
    7
               GND
    8
                FSPACE*
               U180-1 U176-1 U165-12 U123-12 U148-8
    9
                FFDX*
               U112-5 U73-23 U148-9
    10
               FFEX*
               U97-23 U148-10 U112-6
               NO CONNECTION
    11
                SEL6551*
               U98-3 U76-7 U148-12
    13
                C07X*
               U180-6 U77-7 U112-13 U158-1 U72-1 U150-5 U148-13
    14
U150 2-4 S10 14 E9
    1
                CXXX
               U176-15 U74-6 U150-1 U147-8
    2
                GP H2
               U150-2 U77-6 U162-4
    3
               SELIM
               U180-15 U174-2 U150-3 U73-9 P19-2
    4
               CIM*
               U153-2 U123-2 U119-11 U120-2 U118-2 U116-2 U114-2
               U126-11 U85-4 U144-5 U132-12 U150-4
    5
               C07 X*
               U180-6 U77-7 U112-13 U158-1 U72-1 U150-5 U148-13
    6
              U141-4 U150-6
               CND
                                  15.92
```

```
apple computer inc.
    8
                RAMR/W*
               J17-11 U150-8
    9
                RAS
               U152-13 U150-9 U119-14 U12-2 U12-5 U12-10 U12-13
    10
                Q0
               U119-13 U150-10 U117-15 U131-2 U78-11
                WRAMEN
     11
               U130-12 U150-11
               IOSTRB*
    12
               J15-20 U150-12 J14-20 J13-20 J12-20
    13
               All
               J15-13 J14-13 J13-13 J12-13 U128-12 U6-6 U71-3
               U150-13 U74-5 U67-12 U3-5 U174-5
    14
               +57
U152 3-9 LS00 14 E7
               U126-14 U152-1 U154-11
    1
               HPE*
    2
               U135-3 U152-2 U114-9 U116-9 U116-12
               U126-17 U152-3
    3
                PPA8
     4
               U158-4 U152-4 U158-5 U65-17 U64-23 U132-5
               U158-8 U152-5
    5
               U152-6 U144-10 U131-1
     6
    7
               GND
               U124-2 U152-8
    8
    9
               U152-9 U140-9
               U152-10 U152-11 U140-11
    10
               U152-10 U152-11 U140-11
    11
     12
                Q0*
               U152-12 U144-2 U85-2
     13
                RAS
               U152-13 U150-9 U119-14 U12-2 U12-5 U12-10 U12-13
    14
               +57
U153 2-4-5 LS08 14 E8
               U158-11 U153-1 U180-4
     1
    2
               CIM*
               U153-2 U123-2 U119-11 U120-2 U118-2 U116-2 U114-2
               U126-11 U85-4 U144-5 U132-12 U150-4
    3
                AY*
               U13-14 U11-3 U9-14 U5-14 U2-14 U153-3 U6-15
               U3-1
    4
                S399
               U174-14 U153-4
    5
               DA7
               J16-16 U153-5 U84-3 U69-14
    6
               U10-1 U153-6
               GND
    8
               TROMSEL*
               U153-8 U162-13 U64-20
                DMAI*
```

```
apple complice inc.
               U176-2 J12-28 J15-28 J14-28 J13-28 U163-5 P14-2
               U153-9
     10
                ROMSEL*
               U153-10 U165-9 U176-3
     11
               U153-11 U79-6
     12
                CH80*
               U139-9 U153-12 U87-14
     13
                C7M*
               U119-3 U153-13 U119-4
     14
               +5₹
U154 5-9 LS08 14 F8
               U139-8 U154-1
    2
                Q3
               J14-37 U85-3 J15-37 J13-37 J12-37 U117-12 R93-1
               U154-2
    3
               U173-3 U154-3
    4
                ٧4
               U87-19 U1-2 U154-4 U120-12 U1-11
    5
               U120-13 U1-15 U154-5 U1-6
    6
                VBL
               U175-15 U87-5 U97-19 U97-18 U121-19 U154-6
    7
               GND
               V2*V5
    8
               U121-8 U154-8 U5-3
    9
               U120-11 U154-9
    10
               U120-14 U154-10 U87-22
               U126-14 U152-1 U154-11
    11
    12
               RBL
               U121-13 U154-12
    13
               SCRN
              U154-13 U73-7 P19-4
    14
              +57
U155 3-4-8 LSO2 14 D9
    1
              U155-1 U164-1
    2
               NMI*
              U139-6 U65-6 U155-2
    3
               AIISW*
              U165-6 U71-12 U97-8 U178-1 U178-13 U177-15 U87-3
              U155-3
              U144-9 U131-13 U155-4
    5
               PA9
              U64-22 U155-5 U65-18 U67-6
    6
               PA10
              U64-19 U155-6 U65-19 U67-10
    7
              GND
    8
              U155-8 U143-6
               Hl
                                   15.94
```

capple computer inc.

```
U114-13 U2-11 U155-9
                IOIRQ
     10
               U73-40 U155-10
     11
                A12
               J15-14 J14-14 J13-14 J12-14 U9-12 U155-11 U165-14
               U70-4 U71-2 U174-6
     12
                A13
               J15-15 J14-15 J13-15 J12-15 U128-4 U155-12 U165-15
               U71-1 U70-7 U6-5 U3-6 U174-7
     13
               U147-11 U155-13
               +5V
     14
U158 3-4-9 LS32 14 J8
                C07X*
     1
               U180-6 U77-7 U112-13 U158-1 U72-1 U150-5 U148-13
     2
                IR*/W
               U91-3 U68-11 U158-2 U163-10
     3
                CLKRD
               U72-2 U158-3
     4
                PPA8
               U158-4 U152-4 U158-5 U65-17 U64-23 U132-5
     5
                PPA8
               U158-4 U152-4 U158-5 U65-17 U64-23 U132-5
     6
                PA8
               U11-2 U174-17 U67-3 U158-6
     7
               GND
     8
               U158-8 U152-5
     9
                PRIMSTK
               U73-4 P19-7 U158-9
     10
                ABK4
               U11-15 U174-1 U10-15 U158-10
               U158-11 U153-1 U180-4
     11
               U158-12 U126-15
     12
     13
                RFSH
               U158-13 U11-16 U126-2
     14
               +5V
U160 3-7 LS125 14 J9
                ENSEL
               U161-4 U160-1 U177-11 U161-1
     2
                PSW3/SCO
               U169-16 U161-3 U160-2
     3
                SCO
               U160-3 U73-18 U160-5 U101-1
                PDL2
               U160-4 U105-2 U75-10
     5
               SCO
               U160-3 U73-18 U160-5 U101-1
               R86-1 U160-6 U161-2
    6
    7
               GND
    8
               SER
               U73-19 U160-8 U161-9
```

```
apple computer inc.
    9
                PX1/SER
               U105-12 U161-8 U160-9 U169-18
                ENSIO
    10
               U160-10 U177-12 U161-10
                R/W*
    11
               J15-18 J14-18 J13-18 J12-18 U3-3 U136-9 U180-17
               U176-6 U165-11 U160-11
                IR/W*
    12
               U98-28 U97-22 U112-14 U73-22 U163-11 U65-34 U160-12
    13
                DMA1
               U131-11 U163-6 U131-10 U131-9 U160-13
               +5V
    14
U161 6-7 LS126 14 J10
                ENSEL
               U161-4 U160-1 U177-11 U161-1
               R86-1 U160-6 U161-2
    2
                PSW3/SCO
     3
               U169-16 U161-3 U160-2
                ENSEL
               U161-4 U160-1 U177-11 U161-1
     5
                AXCO
               U161-5 U75-12 U105-1
                Y1/XCOUF
    6
               U161-6 U169-17 U105-11
    7
               GND
     8
                PX1/SER
               U105-12 U161-8 U160-9 U169-18
     9
                SER
               U73-19 U160-8 U161-9
     10
                ENSIO
               U160-10 U177-12 U161-10
               U161-11 U92-5 R67-2
     11
               U93-12 U161-12 U93-11
     12
               U161-13 U93-10
     13
               +5V
     14
U162 3-4-5-8-9 LS04 14 H8
                DTRDY*
     1
               U107-16 U162-1
               U96-10 U162-2 U139-2
     3
                GPH1
               U162-3 U76-4 U141-6 U74-4
     4
                GPH2
               U150-2 U77-6 U162-4
     5
                BTO
               U88-3 U85-18 U162-5 U79-13 U83-4 U83-1
     6
                BTO*
               U83-3 U162-6
     7
               GND
                UUTSUNK*
     8
               J19-1 U118-9 U162-8 U120-9
```

mappia computar inc.

```
U162-9 U120-15
    10
               RESET*
               U65-40 U162-10 U98-4 U97-34 U73-34 U75-15 U79-9
              U173-1
                UUTUPRST
    11
               R92-2 U162-11 J21-4 U164-3
    12
                TROMSEL
               U162-12 U144-13
    13
                TROMSEL*
               U153-8 U162-13 U64-20
    14
               +5V
U163 3-5-6 LS04 14 K9
                DEXT*
    1
               U167-18 U94-10 U178-2 U163-1
    2
               PINT*
               U167-19 U163-2 U178-5
    3
                TSADB*
               J15-22 J12-22 J14-22 J13-22 U163-3 P14-3
               U70-15 U163-4 U67-15 U63-19 U63-1
                DMAI*
    5
               U176-2 J12-28 J15-28 J14-28 J13-28 U163-5 P14-2
               U153-9
                DMA 1
    6
               U131-11 U163-6 U131-10 U131-9 U160-13
    7
               GND
    8
               NTSCB
              P3-8 U163-8
    9
                NTSCB*
               U163-9 U90-9
    10
               IR*/W
               U91-3 U68-11 U158-2 U163-10
               IR/W*
    11
               U98-28 U97-22 U112-14 U73-22 U163-11 U65-34 U160-12
    12
               DWRREQ
               U166-14 U163-12
               U163-13 U94-12 U92-4
    13
    14
               +5V
U164 2-6-8 LS05 14 H9
               U155-1 U164-1
    1
    2
               IORESET*
               J12-31 J13-31 J14-31 J15-31 P14-6 U164-2 U164-4
               U96-4 U94-15
    3
                UUTUPRST
               R92-2 U162-11 J21-4 U164-3
    4
               IORESET*
               J12-31 J13-31 J14-31 J15-31 P14-6 U164-2 U164-4
               U96-4 U94-15
    5
               APPLEII*
               J7-5 P11-5 U106-12 U164-5
               U164-6 C17-2 X5-2 C75-2
```

```
apple computer inc.
    7
               GND
               RDY
    8
               J15-21 U164-8 J14-21 J13-21 J12-21 P14-4 U65-2
    9
               PRDY
               U164-9 U174-13
    10
               DTIM
               R31-1 U164-10 C7-2 U96-2 U96-6
    11
               MOTEN*
               U164-11 U94-9
               MOTON*
    12
               U179-1 U92-15 U178-15 R65-2 U164-12 U92-16
    13
               MOTON
               U164-13 U96-5
    14
              +5V
U165 4 LS133 16 J7
               C-FXXX
    1
               U71-15 U180-2 U71-14 U71-13 U147-6 U147-9 U165-1
    2
               S5A
               R106-2 U165-2 U165-3 U165-4 U165-5 U173-4 U173-13
               U173-10
    3
               S5A
               R106-2 U165-2 U165-3 U165-4 U165-5 U173-4 U173-13
               U173-10
    4
               S5A
               R106-2 U165-2 U165-3 U165-4 U165-5 U173-4 U173-13
               U1.73-10
               S5A
    5
               R106-2 U165-2 U165-3 U165-4 U165-5 U173-4 U173-13
               U173-10
    6
               AIISW*
               U165-6 U71-12 U97-8 U178-1 U178-13 U177-15 U87-3
               U155-3
    7
               FFCX*
               U165-7 U112-4
    8
               CND
    9
               ROMSEL*
               U153-10 U165-9 U176-3
    10
               ROMSEL1
               U165-10 U73-2 P19-9
    11
               R/W*
               J15-18 J14-18 J13-18 J12-18 U3-3 U136-9 U180-17
               U176-6 U165-11 U160-11
     12
               FSPACE*
               U180-1 U176-1 U165-12 U123-12 U148-8
                INH*
     13
               J15-32 J14-32 J13-32 J12-32 U176-4 U165-13 P14-5
     14
               A12
               J15-14 J14-14 J13-14 J12-14 U9-12 U155-11 U165-14
               U70-4 U71-2 U174-6
     15
               A13
               J15-15 J14-15 J13-15 J12-15 U128-4 U155-12 U165-15
```

```
apple computer inc.
               U71-1 U70-7 U6-5 U3-6 U174-7
               +50
     16
U166 6 FILTER 20 N13
               GNDF
                ENBL3.E*
     2
               J1-21 U166-2
     3
                WRDATA
               J6-18 U166-3 J1-18
                RDDATA
               J6-16 U166-4 J1-16
     5
                ENBL1.E*
               J1-14 U166-5
     6
                ENBL1.I*
               J6-14 U166-6
                WRREQ
    7
               J6-10 U166-7 J1-10
    8
                DPH2
               J6-6 U166-8 J1-6
    9
                DPHO
               J6-2 U166-9 J1-2
    10
               GNDF
    11
               GNDF
    12
                VAl
               U166-12 U175-4 U94-4
                VC1
    13
               U166-13 U175-2 U94-6
                DWRREQ
     14
               U166-14 U163-12
                PENBL1,I*
     15
               U166-15 U178-4
                PENBLE*
               U166-16 U178-7
     17
                DRDATA
               U166-17 U93-13
     18
                DWRDATA
               U166-18 U92-19 U93-2
    19
                PENBL3,E*
               U166-19 U179-7
    20
               GNDF
U167 6 FILTER 20 M13
 ---- <u>1</u>-
         GNDF
    2
                EXT*
               J1-26 U167-2
    3
                INT*
               J6-26 U167-3
                WRPROT
               J6-20 U167-4 J1-20
               AII*
               U167-5 J1-23 J6-23
               ENBL2.E*
```

```
apple computer inc.
                 J1-22 U167-6
      7
                  SIDE2/1
                 J6-24 U167-7 J1-24
      3
                  DPH3
                 J6-8 U167-8 J1-8
      9
                  DPHI
                 J6-4 U167-9 J1-4
      10
                 CNDF
      11
                 GNDF
      12
                  VBl
                 U167-12 U175-3 U94-5
      13
                  PDPH3
                 U167-13 U94-7
      14
                  PSIDE
                 U167-14 U177-7
      15
                  PENBL2,E*
                 U167-15 U179-6
      16
                  PAII
                 U178-12 U167-16
      17
                  DWRPROTT
                 U167-17 U91-11
      18
                  DEXT*
                 U167-18 U94-10 U178-2 U163-1
      19
                 PINT*
                 U167-19 U163-2 U178-5
      20
                 GNDF
_U169 7 FILTER 20 N10
      I.
                 GNDF
      2
                 SW1/MGNSW
                J3-5 U169-2
      3
                 X1/SER
                J3-4 U169-3
                 Y1/XCO
                J3-8 U169-4
      5
                 SW3/SCO
                 J3-9 U169-5
      6
                 ΥO
                U169-6 J2-8
      7
                 SW2
                U169-7 J2-5
      8
                 SWO
                U169-8 J2-9
      9
                 X0
                U169-9 J2-4
      10
                GNDF
      11
                GNDF
      12
                 XOUF
                U105-15 U169-12
      13
                 SWOUF
                U101-4 U169-13
      14
                 SW2UF
                                     15.100
```

```
apple computer inc.
                 U101-2 U169-14
      15
                  YOUF
                 U105-13 U169-15
      16
                 PSW3/SCO
                 U169-16 U161-3 U160-2
      17
                 Y1/XCOUF
                 U161-6 U169-17 U105-11
      18
                 PX1/SER
                 U105-12 U161-8 U160-9 U169-18
      19
                 SW1/MCNSWUF
                 R85-2 U169-19 U73-39 U101-3
      20
                GNDF
U171 8 FILTER 20 K13
                GNDF
     2----
                 KX6
                J7-26 U171-2
     3
                 KX4
                J7-21 U171-3
                 KX3
               - J7-20 U171-4
     5
                 KX5
                J7-19 U171-5
     6
                 KX 1
                J7-18 U171-6
     7
                 KX7
                J7-17 U17-1-7
     8
                 KX2
                J7-16 U171-8
     9
                 KX0
                J7-14 U171-9
     10
                GNDF
     11
                GNDF
     12
                 KXOUF
                U171-12 U107-40
     13
                 KX2UF
                U171-13 U107-38
     14
                 KX7UF
                U171-14 U107-33
     15
                 KX1UF
                U171-15 U107-39
     16
                 KX5UF
                U171-16 U107-35
     17
                 KX3UF
                U171-17 U107-37
     18
                 KX4UF
                U171-18 U107-36
     19
                 KX6UF
                U171-19 U107-34
     20
                GNDF
U172 7 FILTER 20 N3
                                    15.101
```

Apple Computer Inc • 1982

```
tappia ocraputar inc.
               GNDF
                EXTSPK2
     2
               J11-2 U172-2
     3
                DCD
               J4-8 U172-3
                DTR
               J4-20 U172-4
    5
                DSR
               J4-6 U172-5
    6
                CTS
               J4-5 U172-6
    7
                RTS
               J4-4 U172-7
    8
                DATA IN
               J4-3 U172-8
    9
                TXD
               J4-2 U172-9
    10
               GNDF
    11
               GNDF
    12
                PTXD
               U172-12 U99-6
    13
                PRXD
               U172-13 U100-1
    14
                PRTS
               U172-14 _U99-11
    15
               PCTS
               R87-2 U172-15 U100-4
    16
               PDSR
               R88-2 U172-16 U100-10
    17
               PDTR
               U172-17 U99-8
    18
               PDCD
               R89-2 U172-18 U100-13
               PEXTSPK
    19
               U172-19 C10-2
    20
               GNDF
U173 5-7 LS74 14 H7
                RESET*
               U65-40 U162-10 U98-4 U97-34 U73-34 U75-15 U79-9
               U173-1
    2
               U173-2 U136-6
               U173-3 U154-3
                S5A
               R106-2 U165-2 U165-3 U165-4 U165-5 U173-4 U173-13
               U173-10
    5
                INV
               U83-11 U173-5
               NO CONNECTION
    7
               GND
    8
               U173-8 U173-12
                AIISPKR
                                   15.102
```

dappie computer inc.

```
R35-1 U173-9
     10
                S5A
               R106-2 U165-2 U165-3 U165-4 U165-5 U173-4 U173-13
               U173-10
                SPKR*
     11
               U173-11 U77-12
     12
               U173-8 U173-12
     13
                S5A
               R106-2 U165-2 U165-3 U165-4 U165-5 U173-4 U173-13
               U173-10
     14
               +5V
U174 2 7643 18 341-0043 C10
                ABK4
               U11-15 U174-1 U10-15 U158-10
     2
                SELIM
               U130-15 U174-2 U150-3 U73-9 P19-2
     3
                SYNC
               U65-7 U136-1 J15-35 U174-3 J14-35 J13-35 J12-35
                A14
               J15-16 J14-16 J13-16 J12-16 U3-7 U147-4 U70-9
               U6-16 U174-4
     5
                All
               J15-13 J14-13 J13-13 J12-13 U128-12 U6-6 U71-3
               U150-13 U74-5 U67-12 U3-5 U174-5
     6
                A12
               J15-14 J14-14 J13-14 J12-14 U9-12 U155-11 U165-14
               U70-4 U71-2 U174-6
    7
                A13
               J15-15 J14-15 J13-15 J12-15 U128-4 U155-12 U165-15
               U71-1 U70-7 U6-5 U3-6 U174-7
    3
               CND
    9
               GND
    10
               GND
               NO CONNECTION
    11
    12
               IND*
               U136-10 U147-5 U174-12
    13
               PRDY
               U164-9 U174-13
    14
                5399
               U174-14 U153-4
    15
               ZPAGE*
               U11-1 U174-15 U67-1 U131-8 U70-1
    16
               A15
               J15-17 J14-17 J13-17 J12-17 U3-4 U147-3 U70-12
               U174-16 U6-7
    17
               PA8
               U11-2 U174-17 U67-3 U158-6
    18
               +57
U175 2 7643 18 341-0055 F9
               RDHIRES
```

```
apple computer inc.
               U175-1 U11-17 U3-2 U6-3 U126-9
    2
               VC1
              U166-13 U175-2 U94-6
    3
               VBI
              U167-12 U175-3 U94-5
               VAl
              U166-12 U175-4 U94-4
    5
              U121-3 U175-5 U116-11 U82-5 U81-5
    6
               VΒ
              U121-2 U175-6 U118-14 U82-6 U81-6
    7
               VC
              U121-1 U175-7 U118-13 U83-15 U83-14 U82-7 U81-7
    8
              GND
    9
              GND
    10
              GND
               ENHREG*
    11
              U175-11 U78-1
               MUX3
    12
               U9-13 U175-12
    13
               MUX2
               U9-3 U175-13
               MUX1
    14
               U101-12 U175-14 U5-13
               VBL
    15
               U175-15 U87-5 U97-19 U97-18 U121-19 U154-6
               WE2114*
    16
               U82-10 U175-16 U81-10 U144-6
    17
               SCR
               U177-9 U175-17
    18
               +5V
U176 4 7643 18 341-0045 F5
               FSPACE*
               U180-1 U176-1 U165-12 U123-12 U148-8
    2
               U176-2 J12-28 J15-28 J14-28 J13-28 U163-5 P14-2
               U153-9
    3
               ROMSEL*
               U153-10 U165-9 U176-3
               INH*
               J15-32 J14-32 J13-32 J12-32 U176-4 U165-13 P14-5
               U74-10 U176-5
    5
               R/W*
    6
               J15-18 J14-13 J13-18 J12-18 U3-3 U136-9 U180-17
               U176-6 U165-11 U160-11
    7
               C6XX*
               U176-7 U74-9
    8
               CND
    9
               GND
    10
              GND
    11
               RAMEN
```

appie computer inc. U180-7 U176-11 NO CONNECTION 12 EN8304 13 U176-13 U68-9 14 EN257 U176-14 U66-15 U69-15 CXXX 15 U176-15 U74-6 U150-1 U147-8 C7XX* 16 U176-16 U74-7 PH2M 17 P19-10 U141-5 U65-39 U176-17 18 +57 U177 6 9334 16 L12 Al J15-3 J14-3 J13-3 J12-3 U2-10 U97-37 U98-14 U101-10 U177-1 U94-1 U73-37 U75-1 U63-16 2 A2 J15-4 J14-4 J13-4 J12-4 U5-6 U101-9 U97-36 U177-2 U94-2 U75-2 U73-36 U63-14 3 J15-5 J14-5 J13-5 J12-5 U5-10 U109-1 U111-1 U97-35 U177-3 U94-3 U75-3 U73-35 U63-12 **EXTO** U179-2 U177-4 5 EXT1 U179-3 U177-5 6 INTON U177-6 U178-3 7 **PSIDE** U167-14 U177-7 8 CND 9 SCR U177-9 U175-17 ENCWRT U177-10 U144-1 11 ENSEL U161-4 U160-1 U177-11 U161-1 12 ENSIO U160-10 U177-12 U161-10 13 J15-2 J14-2 J13-2 J12-2 U2-6 U97-38 U98-13 U101-11 U94-13 U73-38 U75-13 U63-18 U177-13 14 DEVSEL5* U177-14 U76-10 15 AIISW* U165-6 U71-12 U97-8 U178-1 U178-13 U177-15 U87-3 U155-3 16 +57 U178 3-6 LS257 16 L11

Mapple computer inc.

```
AIISW*
               U165-6 U71-12 U97-8 U178-1 U178-13 U177-15 U87-3
               U155-3
     2
                DEXT*
               U167-18 U94-10 U178-2 U163-1
                INTON
               U177-6 U178-3
                PENBL1,I*
               U166-15 U178-4
     5
                PINT*
               U167-19 U163-2 U178-5
                NENBLE*
               U179-5 U178-6
    7
                PENBLE*
               U166-16 U178-7
    8
               CND
    9
               NO CONNECTION
    10
               NO CONNECTION
    11
               NO CONNECTION
    12
                PAII
               U178-12
                       U167-16
    13
                AIISW*
               U165-6 U71-12 U97-8 U178-1 U178-13 U177-15 U87-3
               U155-3
    14
               CND
    15
                MOTON*
               U179-1 U92-15 U178-15 R65-2 U164-12 U92-16
    16
U179 6-8 LS139 16 J11
                *MOTON
               U179-1 U92-15 U178-15 R65-2 U164-12 U92-16
    2
                EXT0
               U179-2 U177-4
    3
                EXT1
               U179-3 U177-5
    4
               NO CONNECTION
    5
                NENBLE*
               U179-5 U178-6
    6
                PENBL2,E*
               U167-15 U179-6
    7
                PENBL3,E*
               U166-19 U179-7
    8
               CND
    9
               NO CONNECTION
    10
               NO CONNECTION
    11
               X6-2 U179-11
    12
               NO CONNECTION
    13
               CONTROL*
               J7-11 U179-13 U107-28 U109-10 P11-2
    14
                RESETLK*
               U179-14 U73-6 P19-5 U139-5
```

mappie computer inc.

```
KRESET*
              U139-12 R80-1 C71-1 U179-15 J7-15
              +5V
    16
  , 9 7643 18 341-0046 F7
               FSPACE*
              U180-1 U176-1 U165-12 U123-12 U148-8
               C-FXXX
    2
              U71-15 U180-2 U71-14 U71-13 U147-6 U147-9 U165-1
               IOSTOPD*
    3
              U123-9 U112-15 U180-3
              U158-11 U153-1 U180-4
              U132-2 U135-1 U119-10 U123-11 U180-5 U98-27 U80-11
              U84-11
               C07 X*
    6
              U180-6 U77-7 U112-13 U158-1 U72-1 U150-5 U148-13
    7
               RAMEN
              U180-7 U176-11
    8
              GND
    9
              GND
              GND
    10
              NO CONNECTION
    11
               WRAMEN
    12
              U180-12 U150-11 .
    13
               PHASEN
              U140-12 U180-13
               PCS6522
    14
              R68-1 U180-14
               SELIM
    15
              U180-15 U174-2 U150-3 U73-9 P19-2
    16
               RWPR
              U73-5 P19-6 U180-16
               R/W*
    17
              J15-18 J14-18 J13-18 J12-18 U3-3 U136-9 U180-17
              U176-6 U165-11 U160-11
    18
              +5V
J181 7 556 14 A7
               C69-2 R75-2 U181-1 U181-2
    1
               C69-2 R75-2 U181-1 U181-2
    2
    3
              NO CONNECTION
    4
              +5V
    5
               U181-5 U181-10
               C04X*
    6
               U77-11 U131-6
    7
              GND
              R77-2 U181-8 U181-12 C70-1
    8
    9
              U181-9 R73-1
    10
              U181-5 U181-10
              NO CONNECTION
    11
              R77-2 U181-8 U131-12 C70-1
    12
```

```
apple computer inc.
              R76-2 R77-1 U181-13
    14
              +57
X1 4 SCHOTTKY 2 DIODE A2
              R9-1 T1-1 X1-1 U105-10
              U72-24 Q1-1 X1-2
X2 3 1N4148 2 DIODE L10
              U96-13 U96-12 U96-8 R40-2 X2-1 C18-1 C17-1
              X3-1 C75-1
    2
               ANYKEY
              U107-4 R40-1 X2-2 U106-11 U109-3
X3 8 1N4148 2 DIODE L11
              U96-13 U96-12 U96-8 R40-2 X2-1 C18-1 C17-1
              X3-1 C75-1
              KAPPLEII*
              U106-9 X3-2 U111-6
X4 8 1N4148 2 DIODE A5
    ·i
              +50
    2
               UPRST*
              C20-1 U113-6 U113-2 R44-2 X4-2 X6-1
```

X5 8 1N4148 2 DIODE M7 1 GND

2 U164-6 C17-2 X5-2 C75-2

X6 8 1N4148 2 DIODE A6 1 UPRST*

C20-1 U113-6 U113-2 R44-2 X4-2 X6-1

2 X6-2 U179-11

X7 1 LED 2 LED M4 1 +5V

2 X7-2 R81-1

Y1 9 14MHZ 2 XTAL1 A12

1 R52-1 Q10-3 Y1-1 2

Y1-2 Q11-2 R49-2

Y2 4 32KHZ 2 XTAL2 A3


1 Y2-1 U72-10 C3-3 2 C4-1 U72-11 Y2-2

END OF DATA



Apple /// Computer Information

Apple /// Service Reference Manual



Section II of II • Servicing Information

Chapter 16 • Module Replacement Procedures

Written by Apple Computer • 1982



APPLE III


MODULE REPLACEMENT PROCEDURES


TAB	BLE OF CONTENTS	PAGE
I.	Peripheral Logic Access Cover Removal	2-35
П.	Peripheral Card Removal/Installation	2-37 ⁻
HI.	Keyboard Replacement	2-39
IV.	Analog Board Replacement — Disk Assembly	2-42
V.	Disk Mechanical Assembly Replacement—Disk Assembly	2-46
VI.	Power Supply Replacement	2-48
VII.	Logic Assembly Removal	2-51
VIII.	Logic Assembly Replacement	2-54
	A) Memory Board Removal	
	B) Memory Board Installation	
	C) Encoder Board Removal	
	D) Encoder Board Installation	
	F) Main Logic Board Replacement	

Apple /// Computer Information	Apple /// Level 2 Service Reference Manual	
 1	•	
dapple computer inc.		
	16.2)

capple computed inc.

- I. PERIPHERAL LOGIC ACCESS COVER REMOVAL
- 1. Power down the Apple ///. Disconnect the AC power cord from the source and then from the power supply receptacle of the Apple ///.
- 2. Disconnect all external cables. Refer to Figure 1.1.
- 3. Lift up the front edge of the Apple and tilt it up 90 degrees so that it rests on the back side of the casting.
- 4. Locate the 1/4 turn locking screw on each side of the Apple and, with a flat blade screw driver, turn each one 1/4 turn counterclockwise to loosen. Do not attempt to remove these screws as they are self capturing and will not normally come out. Refer to Figure 1.2 item A.
- 5. Lower the Apple /// to the operating position and with a hand on each side of the access cover lift up and pull forward to remove. Refer to Figure 1.3.
- 6. To replace the cover reverse the procedure as outlined in steps 1 through 5.





apple computer inc.

II. PERIPHERAL CARD REMOVAL/INSTALLATION

- 1. Power down the Apple ///. Disconnect the AC power cord from the source and then the power supply receptacle of the Apple ///.
- 2. Remove the peripheral logic access cover. Refer to Procedure I.
- 3. Locate the desired peripheral card. Refer to Figure 2.1 for slot number assignment. Disconnect all cords or cables connected to the peripheral card or cards to be removed.
- 4. Grasping the card firmly with both hands (using thumbs and forefingers) gently pull straight up on the card to free it from the connector and gwide slots. Refer to Figure 2.2.

NOTE: If the card is too firmly captured to allow removal using just the fingers, a metal hook in the pilot hole near the top rear of the card may be used to gain a better grip on the card. Be careful not to tilt or rotate the card, or damage to the card and/or connector may occur.

CAUTION: Never remove or install any card or device with the power on or catastrophic shorting of signal to power supplies may occur.

- 5. To replace a peripheral card reverse the procedure as outlined in steps ${\bf 1}$ through 4.
- 6. To install a new peripheral card, remove the RFI shield card (dummy card) from the desired slot and follow the detailed procedure enclosed with the new peripheral card.





FIGURE 2.1


mapple computer inc.

III. KEYBOARD REPLACEMENT

- 1. Power down the Apple ///. Disconnect the AC power cord from the source and then from the power supply receptacle of the Apple ///.
- 2. Place the Apple on its right side with the bottom facing you.
- 3. Locate, remove and retain the five (5) keyboard cover mounting screws located two each on the right and left ends and one in the front center. Refer to Figure 3.1 item A.
- 4. Remove the keyboard cover.
- 5. Place the Apple back into its normal operating position.
- 6. Locate and remove the two (2) retaining screws on the left end of the keyboard. Refer to Figure 3.2 item A. Loosen the right two (2) retaining screws. Refer to Figure 3.2 item B.
- 7. Remove the keyboard by lifting the left end and sliding the right end from under the loosened screws. Refer to Figure 3.3.
- 8. Disconnect the keyboard cable, located on the middle rear edge of the exposed keyboard. Refer to Figure 3.2 item C. Do not pull on the cable. Disconnect by using a screwdriver to push on the tab on the cable connector. Refer to Figure 3.2 item D.
- 9. Install the replacement keyboard by reversing the steps as outlined in 1 through 8 above. Observe that the keyboard cable makes a tight turn where it wraps to the underside of the keyboard. This is necessary if the keyboard cover is to fit properly.

Caution: Exercise care when tightening the five (5) keyboard cover screws to keep from stripping the threads in the cover.







mappie complete oc.

IV. ANALOG BOARD REPLACEMENT - DISK ASSEMBLY*


- 1. Power down the Apple ///. Disconnect the AC power cord from the source and then from the power supply receptacle of the Apple ///.
- 2. Remove the peripheral logic access cover. Refer to Procedure I.
- 3. Locate the two Tinnerman retaining clips which hold down the Disk Assembly shield. Refer to Figure 4.1 item A.
- 4. Using the blade of a screwdriver, slide the clips forward until the enlarged slots of the clips are around the mounting posts.
- 5. Remove and retain the clips.
- 6. Remove and retain the Disk Assembly shield by flexing the side out (Figure 4.1 item B) and lifting up on the shield. NOTE: The shield is only retained by the spring tension of the sides and four dimples which fit into depressions of the disk casting.
- 7. Disconnect the disk ribbon cable by pushing on the center tab of the plug with a small screwdriver. Do not pull it out by the cable. Refer to Figure 4.2 item A. Disconnect the read/write head cable. Refer to Figure 4.2 item B. Do not attempt to remove motor control cable yet. Refer to Figure 4.2 item D.
- 8. Remove and retain the two small Phillips head mounting screws which hold the Analog board at the front of the casting. Refer to Figure 4.2 item C.
- 9. To remove the Analog board, gently slide the left front of the board forward until it clears the guide holding the left edge. Then slide the right rear of the board to the left until it clears the guide holding the right edge. Refer to Figure 4.3. Tilt up the right rear of the board and lift clear.
- 10. At this time disconnect the motor control cable. Refer to Figure 4.2 item D. Note there are four nylon locking pawls which engage two holes in the board from both the top and bottom. These must be disengaged before the connector can be disconnected.
- 11. Install the replacement Analog board by reversing the steps as outlined in 1 through 10 above.
- * The Disk Assembly is comprised of two modules, the Analog Board and the Disk Mechanical Assembly.





mapple computer inc.

- V. DISK MECHANICAL ASSEMBLY REPLACEMENT-DISK ASSEMBLY*
- 1. Power down the Apple ///. Disconnect the AC power cord from the source and then from the power supply receptacle of the Apple ///.
- 2. Remove the peripheral logic access cover. Refer to Procedure I.
- 3. Remove the disk shield. Refer to steps 3 through 6 in Procedure IV.
- 4. Disconnect the disk ribbon cable by pushing on the center tab of the plug with a small screwdriver. Refer to Figure 5.1 item A. Do not pull on the cable.
- 5. Scribe a line on the Apple /// chassis along the front (Figure 5.1 item B) and left side (Figure 5.1 item C) of the Disk Assembly bezel. This line will provide a location reference when the Disk Assembly is re-installed.
- 6. Locate the two Phillips head screws which mount the Disk Assembly to the Apple chassis. They can be seen by looking down through the front diskette guide and door assembly. Refer to Figure 5.1 item D.
- 7. Completely loosen the two mounting screws but let them remain sitting where they are.
- 8. Loosen (Don't Remove!) the Phillips head screw through the retaining clip which holds the lower left rear edge of the Disk casting. Refer to Figure 5.1 item $\rm E.$
- 9. Remove the Disk Assembly by sliding it forward until it clears the retaining spring clip and then lift it from the chassis.
- 10. Recover the two front screws from the Disk Assembly.
- 11. Separate the Analog Board from the Disk Mechanical Assembly as outlined in Procedure IV step 9.
- 12. Install the replacement Disk Mechanical Assembly by reversing the steps as outlined in steps I through II above. Use the reference mark made in step 5 to insure proper alignment of the Disk Assembly.
- * The Disk Assembly is comprised of two modules, the Analog Board and the Disk Mechanical assembly.





VI. POWER SUPPLY REPLACEMENT

- 1. Power down the Apple ///. Disconnect the AC power cord from the source and then remove it from the power supply receptacle of the Apple ///.
- 2. Disconnect all external cables.
- 3. Turn the Apple /// upside down with the keyboard facing you and place on a soft pad.

NOTE: You may want to place a foam block under the keyboard to keep the unit from rocking while it is upside down.

- 4. Loosen (Don't Remove!) the two Phillips head screws located on the rear edge of the power supply bottom cover, near the on/off switch and power supply receptacle. Refer to Figure 6.1 item A.
- 5. Locate and loosen the eight (8) screws securing the power supply bottom to the chassis. Refer to Figure 5.1 item B. These screws may be captured and if so should not come free of the assembly.
- 6. Lift up the front edge and slide the power supply forward until the rear edge clears the two rear mounting screws. Gently lift up the power supply assembly to gain access to the electrical connector. Refer to Figure 6.2.
- 7. Disconnect the power supply connector by pressing in the tabs while gently pulling. Refer to Figure 6.2 item A. If the leads are secured to the power supply by a wire tie, cut the tie. The power supply can now be removed.
- 8. Prior to replacing or re-installing the supply replace the wire tie, if one was removed.
- 9. When re-installing the power supply, insert the cover under the two rear most screws and lower the power supply into place.
- 10. Tighten all screws.

CAUTION: When re-installing the securing screws use only enough torque to rotate the screw. These screws will strip out the chassis, if excessive torque is applied. Also, be certain that the screw is not starting at an angle to avoid cross-threading. If it appears the screw is cross-threading, back it out and try again.

rapple computer inc.

VII. LOGIC ASSEMBLY REMOVAL*

- 1. Power down the Apple ///. Disconnect the AC power cord from the source and then from the power supply receptacle of the Apple ///.
- 2. Disconnect all external cables.
- 3. Remove the peripheral logic access cover and all peripheral cards, or RFI shield cards. Refer to Procedure I and II.
- 4. Replace the access cover to protect disk bezel.
- 5. Place the Apple upside down on a soft pad. The rear of the Apple should face you.
- 6. Locate the ten (10) Phillips screws around the edge of the Logic access panel. Refer to Figure 7.1 item A. Locate the two (2) additional recessed screws that are about one and one-half inches in from the rear edge of the panel. Refer to Figure 7.1 item B.
- 7. Loosen these twelve (12) securing screws. These screws may be captured and if so should not come free of the access panel.


CAUTION: The logic board is attached to the access panel, and is still connected electrically to the keyboard, disk, speaker and the power supply. Cable travel allows the access panel to be tilted from the chassis about 45 degrees.

- 8. Slowly tilt up the access panel from the right side. Allow the panel to remain resting on its edge nearest the power supply. Refer to Figure 7.2.
- 9. Note the orientation and routing of the cables. While supporting the logic board from the underside remove the speaker cable (Figure 7.2 item A), the keyboard cable (Figure 7.2 item B), the disk cable (Figure 7.2 item C), and the power supply cable (Figure 7.2 item D).
- 10. The logic assembly is now free from the Apple and can be accessed for testing and repair.
- 11. To re-install the logic assembly reverse the procedure as outlined in steps 1 through 10 above.

CAUTION: Make sure cables are installed correctly and are not crimped or punctured by the mounting hardware when re-installing the logic assembly.

apple computer inc.

* The Logic Assembly is comprised of either three or four major elements, depending upon the time of manufacture. The earlier Logic Assemblies have four major elements: the access panel, the Main Logic board module, the Memory board module and the Encoder board module. The later Logic Assemblies have the Encoder board incorporated into the Main Logic board, and therefore, have three major elements: the access panel, the Main Logic board module and the Memory board module.



mappie computer inc.

VIII. LOGIC ASSEMBLY REPLACEMENT

Before implementing any of this procedure the Logic Assembly must first be removed from the Apple. Refer to Procedure VII.

A. MEMORY BOARD REMOVAL

1. With the Logic Assembly placed flat on the work surface, use both hands to lift off the Memory board (Figure 8.1 item A) from the Main Logic board.

NOTE: The mechanical connection is also the electrical connection. Take care and lift straight up, or bending/breaking of the male connector pins mounted in the Main Logic board will occur.

B. MEMORY BOARD INSTALLATION

1. Align the connectors of the replacement Memory board over the connectors of the Main Logic board. The best way to do this is to tilt the Memory board and align the first pins on each side and lower the raised edge slowly, starting the next pins on each side as it is lowered.

CAUTION: Make sure that the board is properly oriented. The reference notches on the Memory board IC should face to the rear of the Logic Assembly (towards the output connectors).

- 2. Check that all the male pins are started correctly into the female connector of the Memory board. If any of the male pins are not properly started, lift up the Memory board slightly and "wiggle" it until the pins are aligned.
- 3. Once the pins of the connectors are all aligned, gently push straight down on the connectors on both sides of the Memory board until the connectors are fully seated.

Mesophi mouter inc.


- C. ENCODER BOARD REMOVAL (early version of Logic Assembly only)
- 1. Locate Encoder board mount standoff. Refer to Figure 8.1 item B.

NOTE: The Encoder board connector on the Main Logic board has been re-formed for clearance purposes. This repositioning does not allow the standoff to match the pilot hole of the Encoder board. Therefore, the standoff can be removed, if you choose.

- 2. Remove the Encoder board from its connector.
- D. ENCODER BOARD INSTALLATION (early version of logic assembly only)
- 1. Engage the replacement Encoder board on the connector and press into place.
- E. MAIN LOGIC BOARD REPLACEMENT
- 1. Remove and retain the Memory board as detailed in Procedure VIII section ${\bf A}_{\bullet}$
- 2. Remove and retain the Encoder board as outlined in Procedure VIII section C. (early version of logic assembly only)
- 3. Locate the retaining screw. Refer to Figure 8.1 item C. Remove and retain. Slide the board out from the peripheral connector opening of the access panel.
- 4. Lift off and set aside the Main Logic board.

CAUTION: Make sure that the insulating mylar shield (or substitute insulator) located between the board and the access panel remains in place before replacing the Main Logic board.

- 5. Place the replacement Main Logic board into the access panel, making sure that the peripheral connectors are aligned into their respective cutouts in the rear of the access panel.
- 6. Replace the retaining screw.
- 7. Replace the Encoder board. Refer to Procedure VIII section D.
- 8. Replace the Memory board. Refer to Procedure VIII section B.





APPLE /// DEALER SERVICE DIAGNOSTICS REFERENCE

INTRODUCTION

The DIAGNOSTIC disk (part #652-0327), used in conjunction with this document will allow you to diagnose Apple /// failure modes at the modular level. Additionally, RAM failures may be diagnosed to the chip level. The descriptions of the tests that follow contain information relative to the specific test environment that you are using. For instance, it will be necessary to evaluate test results differently when using color verses B&W monitors.

EQUIPMENT REQUIRED

Apple /// computer.

External Disk /// drives natiwe to system under test.

B&W monitor w/ cable.

Apple /// Diagnostic diskette.

Apple /// External Test diskettes as required. *

* See MAKE TEST DISKS.

OPTIONAL EQUIPMENT

RGB Color Monitor, NTSC Color Monitor, or Color Receiver. Sup'r'mod'II, for Color Receiver. NTSC adapter, for Color Receiver and NTSC Color Monitor. Cables.

EQUIPMENT SETUP

As ALWAYS, insure that the Apple /// POWER is OFF BEFORE CONNECTING OR DISCONNECTING ANYTHING from the Apple /// or any equipment connected to the Apple ///.

- a. Connect external drives native to system under test.
- b. Connect B&W Monitor to J10 or,
- c. Where available: connect Color Monitor, NTSC adapter, and Sup'r'mod II to J5, as required.
- d. Connect power sources to system under test.
- e. Turn on monitor power.
- f. Install Diagnostic diskette in UUT internal drive.
- g. Install External Drive Test diskettes in external drives as required.

RUNNING DIAGNOSTICS

There are three critical operations that happen in order to run Apple /// Diagnostics.

With proper test setup configured as above and Diagnostic diskette installed in internal drive, turn on Apple /// power.

1. Power on internal diagnostic.

This fast internal diagnostic is described further in Apple /// owners guide. Refer to that document with questions on the start-up diagnostic. Let it suffice to say that these tests must be passed before the disk boot process may begin.

2. Boot

Disk boot is a several stage process that begins with the execution of a code block contained in ROM. On a successful

mapple computer inc.

APPLE /// DEALER SERVICE DIAGNOSTICS REFERENCE

boot, control is passed to code loaded from disk. Several loads and transfers of control are made resulting in the loading and execution of the Diagnostic program.

3. Diagnostic Having come this far is a vote of confidence for correct system operation. Now, under control of the Diagnostic, a thorough investigation of system hardware resources may begin.

DIAGNOSTIC MENU

After a successful boot load of the diagnostic program, the following menu will be presented.

TEST ALL

VIDEO	(NOT	TESTED)
SOUND	(NOT	TESTED)
RAM MAP	(NOT	TESTED)
DISK	(NOT	TESTED)
KEYBOARD	TOM)	TESTED)
ROM	(NOT	TESTED)

RAM TEST MAKE TEST DISKS

CHOOSE:

ESC(APE A(CCEPT S(KIP

The menu you actually see on the screen will show the 'TEST ALL' option in inverse video. This is to indicate that if the 'A' or A(CCEPT key is depressed, the inverse menu option will be selected for execution. Individual tests or the two special functions may be made candidates to A(CCEPT by S(KIPing through the list of menu options, with the 'S' or S(KIP key. As a menu option is S(KIPped, it is returned to normal video, and the next logical menu option is inverted or highlighted.

Finally, the Diagnostic program itself may be exited by depressing the 'ESC', or ESC(APE key. Actually the TAB key performs this function as well. This feature allows diagnostics running on an Apple][that use the same menu selection technique to 'feel' the same. ESC(CAPing the Diagnostic tests will prompt the user to reboot.

dapple computer inc.

APPLE /// DEALER SERVICE DIAGNOSTICS REFERENCE

TEST ALL

A(CCEPTing this option will sequentially perform all of the diagnostic modules below:

VIDEO SOUND RAM MAP DISK KEYBOARD ROM

Each of the Diagnostic modules operates in a manner identical to that encountered if each were A(CCEPTed individually. For a detailed discription of the various Diagnostic modules, consult the following sections for each module by name.

VIDEO

The VIDEO Diagnostic module will test all of the various screen and color modes available on the Apple ///. You will be asked to make a subjective evaluation of each of the video mode tests. Of course if you are not using a Color Monitor, you will not be able to verify that the colors used in the test are actually present. Users of B&W Monitors will only be able to observe the different colors used as 16 shades of grey. An additional inconvenience that B&W Monitor users will have to put up with is that many B&W Monitors are not capable of displaying 16 linearly arranged shades of grey with a single setting of the monitor controls. In the description of each of the video mode tests, a warning will be given if this problem is anticipated.

The responses used for all of the video mode tests uses the format below:

SPACE BAR	TEST PASSES
RETURN KEY	TEST FAILS
ESCAPE KEY	LEAVE VIDEO TESTS
LEFT ARROW KEY	RETRY THE TEST

Except for the text mode and 16 color tests, each of the tests will display the same pattern: A picture of Winston Curchill will appear in the upper left corner, and a grid of diagonal lines will appear in the upper right corner, followed by a prompt field at the bottom of the screen.

- 1. HIRES MODE 1 B&W pattern.
- 2. HIRES MODE 2 B&W pattern.
- 3. 280×192 COLOR HIRES MODE $\, 1 \text{Will}$ appear as a negative image. A color monitor will show red and black.
- 4. 280 x 192 COLOR HIRES MODE 2 Will appear as a green and white/ or yellow pattern.

Eapple computer inc.

APPLE /// DEALER SERVICE DIAGNOSTICS REFERENCE

- 5. SUPER HIRES MODE 1 B&W pattern as in 1.
- 6. SUPER HIRES MODE 2 B&W pattern as in 1.
- 7. AHIRES TEST 1 On this and test 8, the screen will be divided into 4 horizontal sections, each a different color. The top half of Winston and the diagonal pattern are blue. The first two lines of the message are green, and the last two lines of the message are gold or orange. You may expect to have difficulty resolving the gray scale differences that represent these colors on a B&W Monitor on this and test 8.
- 8. AHIRES TEST 2 pattern as in 7.
- 9. COLOR BAR & GRAY SCALE TEST will display vertical bars of different colors. The border is blue. The colors, in order from left to right are: white, aqua, yellow ,green, pink, grey, orange, brown, light blue, medium blue, grey, dark green, light purple, dark blue, magenta, and black. When viewed on a B&W Monitor, these colors will appear as a grey scale darkening from: white on left to black on right. You may expect to have difficulty resolving the gray scale differences that represent these colors on a B&W Monitor on this test. Although you will not be prompted for a response on this test, you must respond in the manner defined above. (That is... press space bar if test passes, etc.)
- 10. APPLE II TEXT MODE 1 This screen will display:

THE QUICK BROWN FOX JUMPS OVER THE LAZY DOGS

abcdefghijklmnopqrstuvwxyz 0123456789 (inverse)

(flashing)

11. APPLE II TEXT MODE 2 - will display:

2222222222222222222

12. APPLE /// 40 COLUMN TEXT MODE - display will be divided into sixteen

dapple computer inc.

APPLE /// DEALER SERVICE DIAGNOSTICS REFERENCE

blocks each of one of the sixteen colors white through black. Each block will have a text phrase in a complementary color that describes the background color. You may expect to have difficulty resolving the gray scale differences that represent these colors on a B&W Monitor on this test. Although you will not be prompted for a response on this test, you are required to respond in the manner described above.

13. APPLE /// 80 COLUMN TEXT MODE - will display characters that are much smaller. In fact, you may expect to have difficulty reading these characters on a NTSC Color Monitor or Color Receiver due to the inherent 3.8 mhz bandwidth limitation of these types of displays. B&W composite video and RGB Color monitors will display this test screen in full splendor.

SOUND

- 1. SOFT BELL The speaker will beep on and off. Press the space bar if you hear the sound. Press the return key of you do not.
- 2. HARD BELL Same as 1. above but at a different pitch.
- 3. DAC OUTPUT The digital to analog converter will produce a sound at the speaker output that periodically is of zero amplitude that grows in amplitude to be cut off again to zero amplitude. The change in amplitude should be regular and of constant pitch (except for the cut off of sound at max amplitude).

RAM MAP

This test does a cursory test of the ram to determine the configuration in the unit under test. The results will be displayed as a message discribing the ram map determined in the test. eg:

RAM MAP GOOD FOR A 128K SYSTEM

If the message does not correspond to the physical configuration determined by inspection, press press return key to reject test. If the message describes the true configuration, press the space bar.

DISK


At this time you will be prompted to remove the Apple /// Diagnostic Diskette, and to insert the Internal Drive Test Diskette. Previous to this point, you should have inserted any External Drive Test Diskettes in external drives as required. This setup is acknowledged by depressing the return key.

You will then be required to enter the number of external drives connected to

You will then be required to enter the number of external drives connected to the unit under test.

At this point the test runs automatically, terminated with a disk test summary for each drive specified above.

Upon completion of disk tests, you will be prompted to reinsert the Apple /// Diagnostic Diskette. You will acknowledge this operation by depressing the return key.



APPLE /// DEALER SERVICE DIAGNOSTICS REFERENCE

KEYBOARD

- 1. ALPHANUMERIC depress each of the keys on the alphanumeric keyboard and verify that its representation on the display is removed. Three keys require special key stroke sequences to test their function. These sequences are described at the top of the keyboard test screen. If, after depressing all alphanumeric keys, some key representations remain on the test display, then type the sequence CTRL-S.
- 2. SPECIAL FUNCTION KEYS Depress the ALPHA LOCK key and note that the state of the ALPHA LOCK key changes. Leave the ALPHA LOCK key in the UP state.

Depress OPEN APPLE key and note that its state is reported as down.

Depress any key, (except SPACE or RETURN), and hold. Note the REPEAT SPEED. Anything from 5 to 15 / sec is acceptable. While holding a key down in repeat mode, depress the CLOSED APPLE key. Note that the REPEAT SPEED will increase to approximately double the normal rate.

Accept or reject this test as prompted at the bottom of the screen.

The SOLID APPLE key test will prompt you with a key stroke sequence that must be followed exactly. Perform the indicated operations as the test proceeds automatically.

3. NUMERIC KEYPAD - same as in 1. above.

ROM

This test is a straight forward go, no-go test, that reports the message: ROM PASSES... / ROM FAILS...

At this point, if you had selected the TEST ALL option, the main menu will appear with the test summary to the right of each of the test options.

reapple computer inc.

APPLE /// DEALER SERVICE DIAGNOSTICS REFERENCE

OTHER DIAGNOSTIC OPTIONS

The Diagnostic Diskette menu contains two other options that may be accepted for execution. These options are separated from the options described above because they are 'one way' trips, in that upon completion of the execution of these modules, you will be required to reboot the unit under test. These modules are described below.

RAM TEST

This test performs a thorough exercising of all ram contained in the system. This test takes several seconds to complete and should not be interrupted. On invocation of this module however, you are given the chance to return to main menu.

Successful completion of this test module is indicated by the display of a diagnostic message on the upper left hand corner of the display. This message will contain a matrix of dots (.) and ones (1), if ram errors are encountered. These are placed in the matrix in a logical fashion. Ram chip failures may be determined by comparing ones (1) found in the displayed matrix against the ram chip locator matrix below.

 B9
 B8
 B7
 B6
 B5
 B4
 B3
 B2
 *

 B17
 B16
 B15
 B14
 B13
 B12
 B11
 B10
 *

 B9
 B8
 B7
 B6
 B5
 B4
 B3
 B2
 *

 B17
 B16
 B15
 B14
 B13
 B12
 B11
 B10
 *

 C17
 C16
 C15
 C14
 C13
 C12
 C11
 C10
 C10
 D9
 D8
 D7
 D6
 D5
 D4
 D3
 D2
 D11
 D10
 C9
 C8
 C7
 C6
 C5
 C4
 C3
 C2
 C2
 C3
 C2

* DISREGARD THESE TWO ROWS ON 96K SYSTEMS
NOTE: All other diagnostic messages displayed shall be disregarded.
No prompt will be given to reboot the system under test.

MAKE TEST DISKS

You will use this module to prepare Drive Test Diskettes used in the DISK test module described above.


Upon accepting this module you will be prompted to remove the Diagnostic Diskette.


You will then be prompted to enter the drive number corresponding to the test diskette you wish to make. Enter this number $\langle 1 = \text{internal} , 2..4 = \text{external} \rangle$, followed by depressing RETURN.


You will be asked to insert a blank diskette into internal drive and acknowledge by depressing RETURN.


The utility will inform you that it is creating the test diskette for the drive that you specified in the operation above.


A 'DONE message' will be displayed on completion. You will be asked if you want to make another diskette. If you reply 'y' the above process will be repeated, otherwise you will be prompted to reboot.














Apple /// Computer Information

Apple /// Service Reference Manual



Section II of II • Servicing Information

Chapter 17 • General Appendix

Written by Apple Computer • 1982

appie computer inc.

APPLE /// SYSTEM OVERVIEW

FEATURING:

- EXTENDED DISPLAY
- EXPANDED RAM
- [] NEW PROCESSOR DESIGN
- BUILT IN I/O
- APPLE II EMULATOR

STARRING:

THE APPLE /// PROCESSOR

- * 6502 INSTRUCTION SUBSET
- RELOCATABLE BASE REGISTER PAGE
- RELOCATABLE STACK
- 256K BYTE ADDRESS RANGE

VIDEO

- * NTSC COLOR COMPOSITE VIDEO
- NTSC B/W COMPOSITE VIDEO
- SYNC
- 4 PRIMARY INDEPENDENT VIDEO LINES
- * MIX TO FROM RGB APPLE COLORS THREE LINES CAN DRIVE TTL RGB MONITOR FOUR INDEPENDENT VIDEO OUTPUTS CAN BE GENERATED

DISPLAY MODES

- GRAY SCALE ON B/W OUTPUT
- RAM CHARACTER GENERATOR (128 CHAR.)
- 40 X 24 CHARACTER B/W TEXT (2K BYTES RAM)
- 80 X 24 CHARACTER B/W TEXT
- 40 X 24 CHARACTER COLOR TEXT (16 BACKGROUND, 16 TEXT COLORS)
- 280 K 192 B/W HIRES (8K RAM)
- 560 X 192 B/W HIRES
- 140 X 192 16-COLOR HIRES 280 X 192 16-COLOR HIRES WITH 40 X 192 BACKGROUND/FOREGROUND RESOLUTION

1/0

- FOUR APPLE II BUS PERIPHERAL SLOTS
- ONE BUILT IN DISK DRIVE
- CONTROLLER FOR THREE ADDITIONAL DRIVES
- RS 232 PORT (COMPLETE)
- SILENTYPE PORT
- TWO PADDLE PORTS (A/D INPUTS)
- EXTERNAL SOUND JACK (SIX BIT AUDIO, HARDWARE BEEPER
- * EXPANDED VIDEO LINES

chappia computer inc.

* CLOCK/CALENDER

I/O BLOCK TRANSFER

- * PERMITS UP TO 1 PAGE (256 BYTE) FAST I/O TRANSFER WITHOUT DMA HARDWARE ON PERIPHERAL
- * TRANSFERS AT UP TO THE RAM CYCLE RATE

APPLE II EMULATION RESTRICTIONS

- * NO LANGUAGE OR ROM CARD
- * PADDLES ARE DIFFERENT
- * ENTER WITH SOFTWARE BUT ONLY RESET WILL EXIT

Mappia computar inc.

Apple III I/O System Programmer's Guide

Debugging Tools

6.1 Development Monitor

The current version of the diagnostic/boot ROM includes a monitor that may be useful for debugging. THE MONITOR IS NOT A PART OF THE SUPPORTED Apple III SOFTWARE AND IT MAY BE CHANGED OR DELETED IN FUTURE VERSIONS OF THE BOOT ROM. MONITOR SUBROUTINES MUST NOT BE CALLED FROM DRIVERS OR INTERPRETERS.

6.2 Monitor Commands

The monitor commands are listed below. Commands are read directly from the keyboard; blanks are not used except as data separators in a {byte list}. Command lines may be up to 79 characters long and are always terminated by a RETURN. Multiple commands may be entered on the same line using a slant (/) as a command separator. Numeric data is always entered in hex. ASCII strings may be entered by enclosing them in single or double quotes. If single quotes (') are used, bit 7 of each byte will be clear; if double quotes (") are used, bit 7 will be set.

```
(address) ::= numeric value 0..FFFF
{address range} ::= {address} | {address}.{address}
         {byte} ::= numeric value 0..FF | Single byte string
    {byte list} :: = one or more bytes separated by blanks
    {block num} ::= numeric value 0..117
{address range}
                                       Memory dump
{address} : {byte list}
                                      Memory store
{byte} < {address range} S
                                     Memory search
{address} < {address range} M
                                     Memory move
{address} < {address range} V
                                     Memory verify
{block num} < {address range} R
                                      Read disk
{block num} < {address range} W
                                       Write disk
{address} G
                                       Subroutine call (JSR)
{address} J
                                       Execute code (JMP)
                                       Call user subroutine (JSR $3F8)
X
                                       Repeat command line
RETURN
                                       Continue memory dump
```

When dumping memory, the output can be suspended then stepped by pressing the space bar; pressing any other key will resume normal output. Pressing the TAB key will terminate processing of the command line.

6.3 Escape Commands

Escape commands may be used during command input to move the cursor or control the display. Escape mode is entered by typing an ESCAPE; the cursor is changed to a flashing plus sign (+) to identify escape mode. Any character that is not an escape command will terminate escape mode.

```
# or K<sup>c</sup> Move cursor up
# or J<sup>c</sup> Move cursor down
# or H<sup>c</sup> Move cursor left
# or U<sup>c</sup> Move cursor right
```

Eapple computer inc.

```
Apple III I/O System Programmer's Guide
```

- Clear to end of line
 Clear to end of page
- S Home cursor and clear screen
- Set 40 column display
 Set 80 column display

6.4 Zero Page Locations

```
58 Window left
59 Window right
```

- 5A Window top
- 5B Window.bottom
- 5C Horizontal cursor position
- 5D Vertical cursor position
- 74,75 Al
- 76,77 A2
- 78,79 A3
- 7A,7B A4

6.5 Entering Addresses

```
adr1 A1, A2, A := adr1 adr1.adr2 A1, A3 := adr1 A2 := adr2 adr3<adr1.adr2 A1, A3 := adr1 A2 := adr2 A4 := adr3
```

6.6 Pointer Usage

```
Memory dump: (A1)
Memory store: (A3)
Memory move: (A4) := (A1)
Memory verify: (A4) : (A1)
Memory search: A4 : (A1)
```

capple computer inc.

APPLE /// LOGIC SIGNAL SOURCE


The location of the signal source is described first by the page number of the schematic followed by its coordinates.

SIGNAL	LOCATION	MEANING
6551se1*	5-4a	ACIA SEL
a0-a7	4-44	ADDRESS BUS (EXTERNAL)
a8-a11	4-4c	12511255 505 (111212121)
a12-a15	4-4b	
abkl	3-2c	ADDRESS BANK 1
abk2	3-2c	ADDRESS BANK 2
abk3	3-2c	ADDRESS BANK 3
abk4	3-2c .	ADDRESS BANK 4
ahires	6-4a	AHIRES
alllores	6-4a	APPLE II LORES
altstk*	5-1b	ALTERNATE STACK
apple i*	9-4b	APPLE SWITCH 1
apple ii*	9-4b	APPLE SWITCH 2
ar0	3-3b	RAM ADDRESS X
	9-4c	ANYKEY (DEPRESSED)
anyky ar0	3-3d	ANIREI (DEFRESSED)
arl	3-3d	
ari	3-3c	
ar2	3-3c	
	_	
ar4	3-3c	
ar5	3-3b	
ar6	3-3b	
audio	8-1b	ADDDECCC MIN CELECO
ax,ax*	10-3a	ADDRESSS MUX SELECT
axco	5-2a	BANDOUT MOU
bcksw1,3	8-4b	BANKSWITCH
b1	10-1ь	BLANKING
c08xn-c0Fxn	5-4a	ADDRESS DECODE
c0xxn-c7xxn	5-4b	ADDRESS DECODE
clm,clm*	5-4b	CLOCK 1 MEGHERTZ
c14m,*	10-4c	CLOCK 14 MEGHERTZ
c3,5m,c3,5m*	10-4c	
c7m,c7m*	10-4b	
caplk*	9-4b	CAPS LOCK SWITCH
cas0*	3-2c	COLUMN ADDRESS SELECT (RAM)
casl*	3-2c	
cas2*	3-2c	
cas3*	3-2c	
cas4,7*	3-2c	
cas5,6*	3-2c	
ch80*	6-4a	CHARACTER (80 COLUMN)
clkbat	5-2d	CLOCK BATTERY
clken80	6-2d	CLOCK ENABLE 80 (COLUMN)

clkirq*	5-1c	CLOCK INTERRUPT
clrkl*	6 -4a	
clrstrb*	6 - 3a	CLEAR STROBE (KEYBOARD)
colrgate	10-1b	COLOR GATE
comp	10-1ь	COMPENSATE
control*	9-4Ъ	CONTROL KEY
cs6522	10-4a	
cts	8-1c	CLEAR TO SEND (EIA)
c00x-c07x	5-3a	ADDRESS DECODE
cxxx	5-4ъ	
c-fxxx	5-4c	
d0-d7	4-2c	
da0,da7	10-3Ь	
datain	8-1c	EIA
db0-db7	10-4b	
dc0,dc7	6-3d	VIDEO BUS (CHAR GEN OUT)
dcd	8-1c	DATA CARRIER DETECT
devsell,6*	5-4a	DEVICE SELECT
dhires	5-4a	DHIRES
dmal*	4-4d	DIRECT MEMORY ACCESS IN
dmaok	4-4a	DMA OK
dph0,dph3	7-4b	DISK (MOTOR) PHASE X
dsply	10-1ь	DISPLAY
dsr	8-1c	DATA SET READY (ELA)
dtrdy,*	9-4c	DATA READY (KEYBOARD)
dtr	8-1c	DATA TERMINAL READY
dv0,dv7	6-4d	VIDEO BUS (RAM LATCH OUT)
dxo,dx7	6-3a	VIDEO BUS (COLOR LATCH OUT)
en257	5-3d	ENABLE RAM BUS TO DATA BUS
en8304	5-3d	ENABLE MPU XCVR
enbll,e*	7-2c	ENABLE DISK 1 EXTERNAL
enbll,i*	7-2c	ENABLE DISK 1 INTERNAL
enbl2,e*	7-2b	ENABLE DISK 2 EXTERNAL
enbl3, i	7-2ь	ENABLE DISK 3 EXTERNAL
encwrt	7-2c	ENABLE CHARACTER RAM WRITE
enhreg*	3–3c	ENABLE GRAPHICS REGISTER (LA
ensel	7-2c	ENABLE EXT PRINTER SELECT
ensio Por O	7-2c	ENABLE SERIAL I/O
PDLO	5-2a	PADDLE ADDRESS O
ext*	7-4b	EXTERNAL (DRIVE)
extspk ffort	8-1b	EXTERNAL SPEAKER
ffcx*	5-3c	
ffdx*	5-3c	
ffex*	5-3c	
fieldout	10-16	
fspace*	5-3b	
gph1	5-3c	
gph2	5-3c	
h0,h3	10-2d	VIDEO STATE
h4,h5	10-2d	VIDEO STATE
hires	5-2a	
hpe*	10-2d	
id0-id7	4-3c	INTERNAL DATA BUS
ind*	3-3a	

abbia combr		
inh*	5 - 4c	INHIBIT (ROM)
int*	7-2d	INTERNAL (DRÍVE)
blankin	8 - 3c	
ioen	5-1b	I/O (DEVICES) ENABLE
ionmi*	9–2b	I/O NON MASKABLE INTERRUPT
	•	
iosell,4*	5-4b	I/O SELECT
iostopd*	10-46	I/O STOPPED
iostrb*	5-4b	I/O STROBE
io sync	4 – 3b	I/O SYNC
irq1,4*	5–3c	
i r*/w	4-2c	INTERNAL READ/WRITE
i r/w*	4-3c	
kbint*	9-2c	KEYBOARD INTERRUPT
kbo*	5 − 3a	KEYBOARD STROBE (ENABLE KEY TO D
kreset*	9-4ъ	. RESET KEY
kvcc	9-4Ъ	KEYBOARD VCC
ldps*	10-4c	LOAD PARARELL SHIFT REGISTER
mix	5-2a	
muxl	3-3c	
nmi*	9 - 1b	
ntsca,b	6-2b	
oe374	6-4a	ENABLE COLOR LATCH OUTPUTS
pa8	4-4b	PROCESSOR ADDRESS 8
pal5	4-4b	PROCESSOR ADDRESS 5
•	4-46 5-2a	LYOCESSON WINKESS 13
page 2 pcas0*	3-2a 3-2d	DROM CAC F
-		PROM CAS X
pcasl*	3-2d	
pcas2*	3-2d	
pcas3*	3-2c	
pdint*	5 - 1c	POWER DOWN INTERRUPT (CLOCK)
pd12	5 - 2a	PADDLE ADDRESS 2
pdlen	5-2a	PADDLE ENABLE (ADC RAMPSTART)
pdlot*	8-3a	PADDLE OUT (RAMPSTART)
pg2*	6-4a	
ph0	10-3a	PROCESSOR O
ponrst	9-3a	POWER ON RESET
pras0,3*	3-2ъ	PROM RAS X
prasl,2*	3-2ъ	
pras4,5*	3-2b	
pras6,7*	3-2b	
preim	10-4ь	PRE 1 MEGAHERTZ
pwrdwn*	5-2d	POWER DOWN
q0,q3	10-3c	Q STATE (ZMEG)
ram r/w	3-1b	A PITTE (PARA)
ras, ras*	10-4b	DAM DOLL ADDRESS CRIES
ras0,3*	3-1b	RAM ROW ADDRESS SELECT
ras1,2*	3-1b	
ras4,5*	3-1ь	
ras6,7*	3-1b	
rbl	10-1c	ROM BLANK
rclkpwr	5-2d	CLOCK POWER
rcolrgt	10-1c	ROM COLORGATE
rddata	7-2d	READ DATA (DISK)
rdy	3-3a	READY
	17.7	-

rdy*	3-3a	
reset*	9-2b	
resetlk*	5-1b	RESET LOCK
rfield	10-1ъ	Kuoni uook
rfsh	10-15	REFRESH
rgbl,rgb8	6-3b	
romsel*		RED, GREEN, BLUE
romsel*	5 - 3b	ROM SELECT
	5 - 1b	
romse12	5-1b	
rrfsh	10-1ь	ROM REFRESH
rtcwrt	10 - 1c	ROM TIME CHARACTER RAM WRIT
rts	8 - 1c	REQUEST TO SEND
rsync	10-1c	ROM SYNC
rwpr	5-1b	
rwrprot	10 - 1b	
r/w	4 - 3c	READ WRITE
s399	3-3a	9 dans par 1197 to 4 pd
s 50/60	10-1b	SELECT 50 HZ/60 HR
sco	5-1b	SERIAL CLOCK
scr	7 - 2c	
		SCROLL
scrn	5-1b	SCREEN
se12m*	5-1b	SELECT 2 MEG
se1374	6-4a	SELECT ORDER OF 374'S to dv
ser	5-1b	SERIAL DATE
shift*	9-3c	SHIFT KEY
spkr*	5-3a	SPEAKER (STROBE)
sum4	3-3d	•
sum3	3-3d	
sum2	3-3d	
suml	3-3d	
synch	10-15	
tcwrt	10-1ь	TIME CHARACTER RAM WRITE
text	5-2a	THE CARRIOTING REEL WILLIE
tromsel	4-3a	
tromsel*	5-3d	
tsadb*	4-4d	
txd	8-1c	
uselb	3-2c	MICDODDOGDOOD COLDON
	3-2c 10-2c	MICROPROCESSOR SELECT B RAM
v0,v1 25		
v2, v5	10 -2 b	
va	10-2c	
vb,vc	10-2c	
vbl	10 - 1c	
we2114	6-4d	WRITE ENABLE CHARACTER RAM
wrdata	7-2d	WRITE DATE (DISK)
Wramen	10-4a	WRITE RAM ENABLE
wrprot	7-2d	WRITE PROTECT
wrreq	7-2d	WRITE REQUEST
x0, x7	9 - 4c	KEY SCAN
y0, y9	9-4c	KEY SCAN
z0, z7	5-1b	
zpage*	4-4b	ZERO PAGE ADDRESS BITS
- hege	440	ZERO PAGE



mappia computar inc.

HOW TO READ PROM (ROM) LOGIC EXPRESSIONS

- X' -- The single quote at the end of an expression means that the state of the signal is true when low, or it may represent the inversion of the state of the signal.
- * -- Defines a logic AND operation. The expressions on either side of the asterisk is ANDed.
- + -- Defines a logic OR operation. The expression on either side of the asterisk is OR'd.
- () -- Defines the boundaries of a logic expression. A new expression is defined by what ever is inside of the brackets.

RULES FOR INTERPRETATION

- 1. Always interpret (transform) the expression within the brackets first.
- 2. Interpret AND (*) logic operations before OR (+) operations.


EXAMPLE:


Given: INPUTS: AIISW'
MIX

HIRES V2 TEXT V4

VBL

OUTPUT: DHIRES = (AIISW*HIRES*(TEXT+MIX*V2*V4)'+AIISW'*HIRES)*VBL'





capple computer inc.

```
PROM 341-0042
 A=A13
 B=A11
 C=A15
D=IND'
E=DHIRES
F=ABK1
G=ABK2
H=ABK3
I=A14
J=AY'
DO=PCAS4,7'
D1=PCAS5,6'
D2=PCAS1
D3=PCAS2'
PCAS4,7'=(AY*IND'*ABK3'*A15'*(ABK1*ABK2'+ABK1'*ABK2)*(A14'*A13+A14*A13')+AY*
IND*ABK3'*(ABK2'*ABK1'*A15+ABK2'*ABK1+ABK2*ABK1'*A15')*A14'+AY*IND'*ABK1*
ABK2*ABK3'*(A15'*A14'*A13+A15*A14'*A13')+AY*IND*ABK3'*ABK2*(A15'*ABK1+A15*
ABK1')*(A14'*A13'+A14*A13))'
PCAS5,6'=(AY*IND'*ABK3'*(ABK1*ABK2'+ABK1'*ABK2)*(A15'*A14*A13+A15*A14'*A13')+
AY*IND*ABK3'*(ABK2'*ABK1'*A15+ABK2'*ABK1+ABK2*ABK1'*A15')*A14+AY*IND'*ABK1*
ABK2*ABK3'*(A15'*A14)+AY*IND*ABK3'*ABK2*(A15'*ABK1+A15*ABK1')*(A14'*A13+A14*
A13'))'
PCAS1" =(DHIRES *AY'+AY*(ABK1'*ABK2'*ABK3'*IND'+ABK1*ABK2*ABK3)*(A15'*A14'*
A13+A15*A14'*A13')+AY*IND*ABK1'*ABK2'*ABK3'*A15'*(A14'*A13'+A14*A13))'
PCAS2' =(DHIRES *AY'+AY*(ABK1'*ABK2'*ABK3'*IND'+ABK1*ABK2*ABK3)*(A15'*A14)+
AY*IND*ABK1'*ABK2'*ABK3'*A15'*(A14'*A13+A14*A13'))'
```

cappia computer inc.

```
ROM 341-0032
A=\Lambda
B=B
C=54
D=VBL
E=PAGE2
F=AIISW'
G=HIRES
H=MIX
I=TEXT
J=V2
K=V4
DO=PG2
D1=SEL374
D2=COLRKL'
D3=AHIRES
D4=CH80'
D5=0E374
D6=AIILORES
D7=DHIRES
PG2=AIISW'*(HIRES*MIX'*TEXT ')'*HIRES*PAGE2*S4*VBL'
SEL374=(VBL'*(AIISW*(PAGE2'*(TEXT +MIX*V2*V4)'+PAGE2*(TEXT +MIX*V2*V4))+
AIISW'*(HIRES*(PAGE2*S4)'+HIRES'*(PAGE2*S4))))'
COLRKL'=(AIISW*TEXT +AIISW'*(HIRES'*(MIX+TEXT ')+HIRES*TEXT '))'
AHIRES=AIISW'*(HIRES*MIX*TEXT )
CH80'=(AIISW'*MIX)'
OE374=(AIISW*HIRES'*(TEXT +MIX*V2*V4)'+AIISW'*MIX'*TEXT )'
AIILORES=AIISW*HIRES'*(TEXT +MIX*V2*V4)'+AIISW'*HIRES*MIX*TEXT
DHIRES=(AIISW*HIRES*(TEXT +MIX*V2*V4)'+AIISW'*HIRES)*VBL'
```

mappie computer inc.

```
PROM 341-0046 U180
A=C1M
B=C07X'
C=RAMEN
D=DSPLY
E=IOSTOPD'
F=C-FXXX
G=FSPACE'
H=R/WN
I=RWRPROT
J=SEL2M'
D0=PCS6522
D1=PHASEN
D2=WRAMEN
PCS6522=(IOSTOPD'*C1M+FSPACE'*C1M')'
PHASEN=((SEL2M'*CO7X')'*IOSTOPD'*FSPACE+FSPACE*C1M'+C1M'*SEL2M'+C1M'*DSPLY*
RAMEN)'
WRAMEN=RAMEN*(RWRPROT*C-FXXX)'*R/WN'*(DSPLY*C1M')'
```

capple computer inc.

```
PROM 341-0056
A-All
B=A13
C=A14
D=A15
E=R/WN
F=DHIRES
G=AY'
H=ABK2
I=PRAS1,2
J=PRASO,3
DO=PCASO'
D1=PUSELB
D2=PCASO, 3
D3=PCAS3'
PCASO'=(PRASO,3 *(DHIRES'*AY'+AY*(A15'*A14'*A13'*A11'*R/WN'+A15'*A14'*A13'*
R/WN+A15*A14'*A13+A15*A14*A13'*A11)))'
PUSELB =PRASO,3 *(A15'*A14'*A13'*A11+A15*A14*A13'*A11'+A15*A14*A13)+PRASO,3 *
PRAS1,2 *(A15'*A14'*A13+A15*A14'*A13')+PRAS0,3 *PRAS1,2 '*(A15'*A14'*A13+A15'*
A14*A13')+PRASO,3 '*PRAS1,2 *(A14'*A13'+A14*A13)+PRASO,3 '*PRAS1,2 '*A14'
PCASO,3 =(PRASO,3 *(DHIRES'*AY'+AY*(A15'*A14'*A13'*A11+A15*A14*A13'*A11'+A15*
A14*A13))+PRASO,3 *(DHIRES'*AY'+AY*(A15'*A14'*A13'*A11'*R/WN'+A15'*A14'*A13'*
R/WN+A15*A14'*A13+A15*A14*A13'*A11)))'
PCAS3'=(PRAS0,3 *(DHIRES'*AY'+AY*(A15'*A14'*A13'*A11+A15*A14*A13'*A11'+A15*
A14*A13)))'
```

Mapple computer inc.

```
PROM 341-0044 RAS
A=ABK1
B=ABK2
C=ABK3
D=PA15
E=AY'
F=PA8
G=ZPAGE'
H=DHIRES
I=RFSH
J=ABK4
DO=PRASO,3
D1=PRAS1,2
D2=PRAS4,5
D3=PRAS6,7
PRASO,3 =AY'*(DHIRES'+RFSH)+((ABK4*(ZPAGE*PA8')')'+ABK1*ABK2*ABK3)*AY
PRAS1,2 =AY'*(DHIRES+RFSH)+AY*(ABK1'*ABK2'*ABK3'*(ABK4*(ZPAGE*PA8')'*PA15)'+
ABK1*ABK2*ABK3)+AY*ABK3'*(ABK1'*ABK2*ABK4*(ZPAGE*PA8')'*PA15+ABK1*ABK2*(ABK4*(
ZPAGE*PA8')'*PA15)')
PRAS4,5 =RFSH*AY'+AY*ABK2'*ABK3'*(ABK1'*ABK4*(ZPAGE*PA8')'*PA15+ABK1*(ABK4*(
ZPAGE*PA8')'*PA15)')
PRAS6,7 =RFSH*AY'+AY*ABK3'*(ABK1*ABK2'*ABK4*(ZPAGE*PA8')'*PA15+ABK1'*ABK2*(
ABK4*(ZPAGE*PA8')'*PA15)')
```

* . .

capple computer inc.

```
PROM 341-0045 U176
A=C5XXN
B=R/WN
C=C6XXN
D=INH'
E=ROMSEL'
F=DMAI'
G=FSPACE'
H=PH2M
I=C7XXN
J=CXXX
D0=EN257
D1=EN8304
D3=RAMEN
EN257=(PH2M*R/WN*ROMSEL'*INH'*FSPACE'*(C5XXN *C6XXN*C7XXN*CXXX)')'
EN8304=(PH2M*FSPACE'*ROMSEL'*DMAI')'
RAMEN=ROMSEL'*INH'*FSPACE'*(C5XXN *C6XXN*C7XXN*CXXX)'
```

```
The state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the s
                            PROM 341-0055
                                                                                                                        U175.1
                            A=VA
                            B=VB
                           C=VC
                           D=VA1
                           E=VB1
                           F=VC1
                           G-DHIRES
                           H=SCR
                           I=WE2114'
                           J=VBL
                          DO=MUX1
                         D1=MUX2
                         D2=MUX3
                         D3=ENHREG'
                       MUX1=((DHIRES'+SCR*(VA*VA1'+VA'*VA1)+SCR'*VA)*VBL'+VBL)'+VBL*WE2114'*SCR*VC1
                       MUX2=(DHIRES*(SCR*(VA*VA1*(VB*VB1'+VB'*VB1)'+(VA*VA1)'*(VB*VB1'+VB'*VB1))+VB*
                       SCR'))'
                      MUX3=DHIRES*(SCR*((VA*VA1*(VB+VB1)+VB*VB1)*(VC*VC1'+VC'*VC1)'+(VA*VA1*(VB+
                      VB1)+VB*VB1)'*(VC*VC1'+VC'*VC1))+VC*SCR')
                       ENHREG'=DHIRES'*WE2114'
```




. ASCII Conversion Tables

DEC	ASCII	OCTAL	HEX	BINARY 76543210	DEC	ASCII	OCTAL	HEX	BINARY 76543210
G	::UL	300	ØØ	00000000	64	G	100	40	Ø1900000
1	SOH	001	ØI	00000001	65	A	101	41	01000001
2	STX	002	Ø2	00000010	66 '	В	102	42	01000010
2 3	ETX	903	Ø3	00000011	67	С	1Ø3	43	01000011
	EOT	094	Ø4	00000100	68	D	104	44	01200100
4 5 6	ENQ	ØØ 5	Ø5	00000101	69	E	1Ø5	45	01000101
6	ACK	996	Ø6	00000110	7Ø	F	1Ø6	46	01000110
7	BEL	007	Ø7	00000111	71	G	107	47	01000111
8	BS	010	Ø8	00001000	72	H	110	48	01001000
9	HT	Ø11	Ø9	00001001	73	I	111	49	01001001
10	LF	Ø12	ØA	00001016	74	J	112	4A	01001010
11	VT	Ø13	ØB	ØØØØ1Ø11	75	K	113	4B	Ø1ØØ1Ø11
12	FF	Ø 14	ØC	ØØØØ11ØØ	76	L	114	4C	01001100
13	CR	Ø15	ØD	ØØØØ11Ø1.	77	M	115	4D	01001101
14	SO	Ø16	ØE	00001110	78	N	116	4E	Ø1ØØ111Ø
15	SI	Ø17	ØF	ØØØØ1111	79	0	117	4F	Ø1ØØ1111
16	DLE	Ø2Ø	10	00010000 ·	8Ø	P	120	5Ø	Ø1Ø1ØØØØ
17	DC1	Ø21	11	00010001	81	Q	121	51	Ø1010001
18	DC2	Ø22	12	00010010	82	R	122	52	Ø1Ø1ØØ1Ø
19	DC3	Ø23	13	00010011	83	S	123	53	01010011
20	DC4	Ø24	14	00010100	84	T	124	54	01010100
21	NAK	925	15	99919191	85	ប	125	55	Ø1Ø1Ø1Ø1
22	SYN	Ø26	16	00010110	86	V	126	56	Ø1Ø1Ø11Ø
23	ETB	Ø27	17	99919111	87	W	127	57	01010111
24	CAN	Ø3Ø	18	00011000	88	X	130	58	01011000
25	EM	Ø31	19	00011001	89	Y	131	59	Ø1Ø11ØØ1
26	SUB	Ø32	1A	00011010	9Ø	Z	132	5A	01011010
27	ESC	Ø33	1B	00011011	91	[133	5B	01011011
28	FS	Ø34	10	00011100	92	_	134	5C	01011100
29	GS	Ø35	1D	00011101	93]	135	5D	01011101
3Ø	RS	Ø36	1E	00011110	94		136	SE	01011110
31	US	Ø37	1F	ØØØ11111	95	_	137	5F	Ø1Ø11111





DEC	<u>ASCII</u>	OCTAL	HEX	BINARY	DEC	ASCII	OCTAL	HEX	BIMARY
32	SP	242	20	ØØ 1 3 Ø Ø Ø Ø	96	,	140	6Ø	Ø1100000
33	!	Ø41	21	ØØ13ØØØ1	97	a	141	61	Ø1190001
3≟	**	Ø42	22	33100010	98	ь	142	62	01100010
35	#	Ø43	23	ØØ1ØØØ11	99	c	143	63	01100011
36	\$	944	24	ØØ1ØØ1ØØ	100	đ	144	64	Ø1100100
37	%	Ø45	25	ØØ1ØØ1Ø1	101	e	145	65	01100101
38	٤	Ø46	26	ØØ1ØØ11Ø	132	f	146	66	Ø113Ø119
39	•	047	27	00100111	1Ø3	8	147	67	Ø11ØØ111
40	(Ø5Ø	28	00101000	134	h	150	68	Ø11Ø1ØØØ
41)	Ø51	29	ØØ1Ø1ØØ1	105	i	151	69	Ø11Ø1ØØ1
42	*	Ø52	2.A	ØØ1Ø1Ø1Ø	106	ţ	152	6 A	01101010
43	+	Ø53	2B	00101011	1Ø7	k	153	6B	Ø11Ø1Ø1.c
44	,	Ø54	2C	00101100	108	1	154	6C	Ø1101100
45	-	Ø55	2D	00101101	1Ø9	12	155	6D	Ø11011Ø1
46	•	Ø56	2E	ØØ 1Ø 1 1 1Ø	110	n	156	6E	Ø11Ø111Ø
47	/	Ø57	2F	ØØ1Ø1111	111	0	157	6F	Ø11Ø1111
					•				
48	Ø	Ø6Ø	3Ø	00110000	112	P	160	7Ø	Ø1110000
49	1	Ø61	31	00110001	113	Ą	161	71	Ø11100Ø1
50	2	Ø62	32	00110010	114	r	162	72	91119919
51	3	Ø63	33	ØØ11ØØ11	115	S	163	73	Ø111ØØ11
52	4	Ø64	34	00110100	116	t	164	74	Ø111Ø1ØØ
53	5	Ø65	35	ØØ11Ø1Ø1	117	u	165	75	Ø111Ø1Ø1
54	6	Ø66	36	00110110	118	▼ .	166	76	Ø111Ø11Ø
55	7	Ø67	37	ØØ11Ø111	119	W	167	77	Ø111Ø111
56	8	Ø7Ø	38	99111999	120	x	170	78	Ø1111ØØØ
57	9	Ø71	39	ØØ111ØØ1	121	У	171	79	Ø1111ØØ1
58	:	Ø72	3A	00111010	122	z	172	7A	Ø1111Ø1Ø
59	;	Ø73	3B	00111011	123		173	7B	Ø1111Ø11
60	<	Ø74	3C	ØØ1111ØØ	124		174	7C	Ø11111ØØ
61		Ø75	30	00111101	125		175	7D	Ø11111Ø1
62	>	Ø76	3E	ØØ11111Ø	126		176	7E	Ø111111Ø
63	?	Ø77	3F	ØØ111111	127	DEL	177	7 F	Ø1111111






APPLE /// PICTURES









Apple III Computer







APPLE /// SYSTEM DATA SHEET



The Apple III

The Most Powerful Personal Computer In Its Class

Too much information? Not enough time? The Apple III was created to meet the information-handling needs of decision makers at all levels, in every size and kind of company. And the Apple III can grow with you, so as your responsibilities increase, your ability to handle them stays one step

You can use the power of your Apple III to create financial forecasts, budgets, and reports; for accounting, resource management, and project scheduling; in electronic communications, software development, and computer-assisted training. Over 400 business programs are available today for the Apple III — plus the extensive library of CP/M® business software (with the Apple SoftCard™ III). And most Apple II Plus programs will run in the Apple III's "emulation" mode.

The Apple *III*: the personal computer for business.



Powerful features for professional needs.

The Apple *III* is ready to go as soon as you unpack it, connect a monitor, and provide power. No interface cards are required, and you don't have to open the computer. The Apple *III* already has a built-in disk drive, video outputs for color and monochromatic displays, and a numeric keypad. Other built-in features include:

Large User Memory. The Apple III's 256K of internal memory means you can work with sophisticated programs and large financial and text documents, quickly and efficiently.

Color Graphics. The 16-color graphics capability of the Apple *III* allows you to grasp the meaning of charts and graphs quickly. If you're not using a color monitor, your information is displayed in 16 shades, so the facts still stand out clearly.

High-Resolution Video. The Apple *III* displays 107, 520 points of information on the screen (560 horizontal x 192 vertical) in text and monochromatic graphics modes. While text is normally presented in an 80-column by 24-line monochromatic format, it can be switched to 40-column monochromatic or color-on-color.

Accessory Connectors. The most common accessories plug right into the Apple III. Connectors and interfacing hardware are already built in for the Apple Daisy Wheel Printer (or other serial printer), the Apple Silentype Printer, external floppy disk drives, color and monochromatic video displays (NTSC, RGB, and composite), a modem, and hand controls. The Apple III also has four inside expansion slots for additional accessories.

Apple *III* Sophisticated Operating System: it does it all for you.


Today ... you can bring financial models into reports, insert names into form letters automatically, and turn numbers into charts, because the Apple ///s Sophisticated Operating System (SOS) treats all your files identically. And, since applications programs written for the Apple /// are all based on this common SOS formatting, you can combine them on a ProFile™ mass storage system and move freely from one to another. The uniformity of SOS also provides an ideal environment for software development.



Tomorrow . . . you can expand your Apple III elegantly. Because SOS controls all communications with accessories, you don't have to figure out how to make the computer work with a new printer, disk drive, or modem. SOS does this for you by using special files known as "device drivers." Apple III programs come with the most commonly-used device drivers, and you can make programs compatible with new equipment by copying a driver file for the new device onto a program disk. Your software can just as easily be revised to take advantage of SOS upgrades, and of hardware enhancements to the computer itself.

Installation's easy. Learning is, too.

Because the Apple *III* already has a built-in disk drive and video connector, the computer is ready to work as soon as you connect a monitor and provide power. Then, Apple makes it just as easy to learn how to use it. A comprehensive Owner's Guide gets you started, and a System Demonstration disk introduces you to the computer's text editing and graphics capabilities. Reference manuals and SOS utilities disks are included for more advanced needs, and additional tutorials on the computer and its programs are also available.



Durable. Dependable. Reliable.

The Apple *III* is dependable, inside and out. Outside, it has a rugged diecast aluminum chassis. Inside, electronics based on advanced microprocessor circuitry assure reliable operation. The system also meets UL and CSA standards.

Every time the computer is powered up, it performs a brief self-diagnostic routine. Should problems arise, help is close at hand, because of Apple's extensive dealer/service network. Average turnaround time on Apple III servicing is less than one day.



Standard Features

- 256K internal memory (RAM)
- Built-in disk drive
- Custom microprocessor circuitry
- High-resolution color graphics (16 colors)
- 80-column, 24-line text display, upper and lower case
- Contoured typewriter-style keyboard; 61 keys; all 128 ASCII codes; auto-repeat on all keys
- Numeric keypad (13 keys)
- Special-purpose keys: Up-Arrow, Down-Arrow, Left-Arrow, Right-Arrow; programmable Open-Apple and Solid-Apple; TAB; SHIFT; ALPHA LOCK; CONTROL; RETURN; ENTER; ESCAPE
- Quick-connect plugs for disk drives, video and audio devices, serial printers, modems, and hand controls
- Four expansion slots for accessory interface cards
- Apple II Plus emulation mode
- High-quality sound generation
- Lockable case
- Self-testing diagnostics on powerup

Optional Accessories

- Monitor /// or color monitor
- Apple Daisy Wheel Printer
- Apple Dot Matrix Printer
- Apple Silentype Printer
- Disk /// floppy-disk drives
- ProFile hard-disk systems
- Apple SoftCard III System (for CP/M capability)
- Parallel Card III
- Serial Card III
- Programming languages (Business BASIC, Pascal, COBOL)
- Cursor III joysticks

Apple /// Computer Information • Apple /// Level 2 Service Reference Manual

Technical Specifications

■ Video Display:

Text and graphics may be displayed simultaneously. Graphics modes:

- —280 x 192, 16 colors (with some limitations);
- -280 x 192, monochromatic;
- -140 x 192, 16 colors;
- -560 x 192, monochromatic;

—All Apple II modes (in emulation) Graphics commands allow either of two screen buffers to be displayed. Text modes:

- —80-column, 24-line monochromatic;
- —40-column, 24-line, 16-color foreground and background;
- —40-column, 24-line monochromatic.

All text modes have a softwaredefinable, 128-character set (upperand lower-case), with normal or inverse display.

■ Central Processing Unit (CPU):
The custom-designed microprocessor circuitry of the Apple III utilizes the 6502B as one of its major components. Other circuitry provides extended addressing capability, relocatable stack, zero page, and memory mapping.

Type:

6502B.

Clock Speed:

1.4 MHz average; 1.8 MHz maximum. Operations Per Second (8-bit): Up to 750,000.

Data Bus

Two 8-bit formats, combined for extended addressing.

Address Bus:

19 bits.

Address Range:

262,144 bytes (256K).

Registers:

Accumulator (A); Index Registers (X,Y); Stack Pointer (S); Program Counter (PC); Environmental Register (E); Bank (B); Zero Page (Z); Processor Status (P).

■ Memory:

256K dynamic RAM; 4K ROM (initialization and self-test diagnostics). ■ SOS (Sophisticated Operating System):

Handles all system I/O;

Can be configured to handle standard or custom I/O devices and peripherals by adding or deleting "device drivers":

All languages and application programs access data through the SOS file system.

■ Inputs and Outputs: Keyboard:

- -61 keys on main keyboard;
- —13 keys on numeric keypad;
- —Full 128-character, ASCII encoded;
- -All keys have automatic repeat;
- Four directional-arrow keys with two-speed repeat;
- —Two user-definable Apple keys;
- —Seven other special keys: SHIFT, CONTROL, ALPHA LOCK, TAB, ESCAPE, RETURN, ENTER.

Storage Devices:

- One 5.25-inch floppy disk drive built in, 140K (143, 360) bytes per diskette;
- —Three additional drives can be connected by daisy-chain cable (Total: 560K bytes on-line storage):
- Up to four ProFile hard-disk drives (5 megabytes each) may be added with plug-in interface cards.

Video Output:

- RCA phono connector for NTSC monochromatic composite video;
- DB-15 connector for:
 NTSC color composite video;
 NTSC monochromatic composite video;

RGB color video;

Composite sync signal; Power supply voltages.

 Color signals appear as 16-level grey scale on monochromatic displays.

Audio Output:

- Built-in two-inch speaker; miniature phono jack on back panel;
- Driven by 6-bit D/A converter or fixed-frequency "beep" generator.

Serial (Printer/Modem) Port:

- —RS-232C compatible, DB-25 female connector;
- Software-selectable baud rate and duplex mode.

One port may be used for the Silentype printer.

One port may be used for the Silentype printer.

Expansion:

 Four 50-pin expansion slots (fully buffered, with interrupt and DMA priority structure).

Joystick/Silentype Ports:

- —Two DB-9 connectors.
- Languages Available: Apple Business BASIC, Apple III Pascal, Apple III COBOL.

■ Emulation Mode:

Provides hardware emulation of 48K byte Apple // Plus. Allows most Apple // programs, with the exception of Pascal and FORTRAN, to run without modification.

■ Electrical Specifications:

The Apple III's power cord should be plugged into a three-wire 110-120 volt outlet.

Physical Specifications:

Height: 4.8 inches (12.20 cm) Depth: 18.2 inches (46.22 cm) Width: 17.5 inches (44.45 cm) Weight: 26 lbs. (11.8 kg)

The Apple III meets the following agency regulations:

UL 114 — Office Appliances and Business Equipment.

CSA 22.2, No. 154—Data Processing Equipment.

The Apple III Personal Computer System Package U.S. Order Number A3S0256

With your order for an Apple III System you will receive:

256K Apple ///;

Power cord; Monitor cable;

System Demonstration disk;

System Utilities disk;

System Utilities Data disk (contains device driver files, character sets, and keyboard layouts);

Apple // Plus Emulation disk;

Owner's Guide;

Standard Device Drivers Manual; Warranty and service information.

Specifications or products may change without notice.

Apple, the Apple logo, ProFile, and Silentype are trademarks of Apple Computer, Inc. SoftCard is a trademark of MicroSoft Corporation.

CP/M is a trademark of Digital Research, Inc




20525 Mariani Avenue Cupertino, California 95014 (408) 996-1010 TLX 171-576


© APPLE COMPUTER, INC. A3F0147 300K 7/83

PRINTED IN U.S.A






APPLE /// SYSTEM DIAGRAM







DESIGN PATENT

Patent # 268,584 -- Apple /// Computer

United States Patent [19]

Des. 268,584 [11]

** Apr. 12, 1983

[54] PERSONAL COMPUTER

[75] Inventors: Steven P. Jobs, Los Gatos; Jerrold C. Manock, Palo Alto; Dean A. Hovey, Los Altos; David M. Kelley, Palo

Alto, all of Calif.

Apple Computer, Inc., Cupertino, [73] Assignee:

[**] Term: 14 Years

[21] Appl. No.: 203,502

Nov. 3, 1980 [22] Filed:

[51] Int. Cl. D14—02 [52] U.S. Cl. D14/106

709, 900; 340/365 R; D18/7

Primary Examiner-Susan J. Lucas

Attorney, Agent, or Firm-Blakely, Sokoloff, Taylor &

References Cited

U.S. PATENT DOCUMENTS

D. 218,933 10/1970 Cook D14/106

D. 252,086 6/1979 Calverly D14/106

Zafman

[56]

CLAIM

The ornamental design for a personal computer, sub-

stantially as shown.

DESCRIPTION

FIG. 1 is a perspective view of the personal computer showing our new design;

FIG. 2 is a top view thereof;


FIG. 3 is a front elevational view thereof;

FIG. 4 is a right side view thereof;

FIG. 5 is a left side view thereof;

FIG. 6 is a rear elevational view thereof; and,


FIG. 7 is a bottom view thereof.






Apple /// Computer


U.S. Patent Apr. 12, 1983 Sheet 1 of 3 Des. 268,584





F19. 2

U.S. Patent Apr. 12, 1983 Sheet 2 of 3 Des. 268,584



F19.3





Fig. 4



F19.5

U.S. Patent Apr. 12, 1983 Sheet 3 of 3 Des. 268,584






Fig. 6



F19.7





DESIGN PATENT

Patent # 273,191 -- Monitor ///

United States Patent [19]

Oyama et al.

Des. 273,191 [11]

[45] ** Mar. 27, 1984

[54] COMPUTER DATA DISPLAY MONITOR

[75] Inventors: Terrell A. Oyama, San Jose; Loren D. Stirling, Pleasanton, both of Calif.

Apple Computer, Inc., Cupertino, [73] Assignee:

Calif.

- [**] Term: 14 Years
- [21] Appl. No.: 321,235
- Nov. 13, 1981 [22] Filed:
- U.S. Cl. D14/113 [52]
- [58] Field of Search D14/100-117; 340/365 R, 700, 711, 720, 750

References Cited [56] **U.S. PATENT DOCUMENTS**

D. 250,020 10/1978 Pycha D14/113

OTHER PUBLICATIONS

Computer Design, 2/80, p. 17, Hitachi, Ltd., Color Monitor.

Primary Examiner—Susan J. Lucas Attorney, Agent, or Firm-Blakely, Sokoloff, Taylor &

CLAIM [57]

The ornamental design for a computer data display monitor, substantially as shown and described.

DESCRIPTION

FIG. 1 is a perspective view of a computer data display monitor showing our new design;


FIG. 2 is a front view thereof;

FIG. 3 is a top view thereof;


FIG. 4 is a right side view thereof;

FIG. 5 is a rear view thereof; and,

FIG. 6 is a bottom view thereof.




U.S. Patent Mar. 27, 1984 Sheet 1 of 2 Des. 273,191




Apple Computer Inc • 1982

Page 0536 of 0730

U.S. Patent Mar. 27, 1984 Sheet 2 of 2 Des. 273,191







DESIGN PATENT

Patent # 273,295 -- Profile Hard Drive

United States Patent [19]

Stewart

[56]

[54] HARD DISK DRIVE

Des. 273,295 [11]

[45] ** Apr. 3, 1984

[75]	Inventor:	James R. Stewart, San Jose, Calif.
[73]	Assignee:	Apple Computer, Inc., Cupertino, Calif.
[**]	Term:	14 Years
[21]	Appl. No.:	322,922
[22] [52] [58]	U.S. Cl Field of Sea	Nov. 19, 1981

References Cited 3,899,794 8/1975 Brown, Jr. D14/109 X

U.S. PATENT DOCUMENTS 3,789,273 1/1974 O'Brien 360/97 X

OTHER PUBLICATIONS

North Star Computers, Inc., Catalog, 5-1980, p. 8, Hard Disk Drive.

Radio Shack TRS-80 TM Microcomputer Catalog RSC-3, ©1979, p. 10, VOXBOX TM Housing.

Primary Examiner—Susan J. Lucas Attorney, Agent, or Firm-Blakely, Sokoloff, Taylor & Zafman

[57]

The ornamental design for a hard disk drive, substantially as shown and described.

DESCRIPTION

FIG. 1 is a perspective view of the hard disk drive showing my new design;


FIG. 2 is a top view thereof; FIG. 3 is a front view thereof; FIG. 4 is a rear view thereof;

FIG. 5 is a right side view thereof; and FIG. 6 is a left side view thereof.

364/900

Apple Profile hard disk (for Apple 3 and Lisa)

U.S. Patent Apr. 3, 1984 Sheet 1 of 2 Des. 273,295






Fig. 2







Fig. 3

U.S. Patent Apr. 3, 1984 Sheet 2 of 2 Des. 273,295

Fig. 4










Apple /// Computer Information



APPLE /// PATENT

Patent # 4,383,296 -- 10 May 1983

ADDED BY DAVID T CRAIG · 2006

United States Patent [19]

[11]

4,383,296

Sander

[56]

Best Available Copy

[45] May 10, 1983

[54] COMPUTER WITH A MEMORY SYSTEM FOR REMAPPING A MEMORY HAVING TWO MEMORY OUTPUT BUSES FOR HIGH RESOLUTION DISPLAY WITH SCROLLING OF THE DISPLAYED CHARACTERS

[75] Inventor: Wendell B. Sander, San Jose, Calif.

[73] Assignee: Apple Computer, Inc., Cupertino,

Calif.

[21] Appl. No.: 150,630

[22] Filed: May 16, 1980

[58] Field of Search ... 364/200 MS File, 900 MS File; 340/726, 798, 799; 358/17

References Cited

U.S. PATENT DOCUMENTS

3,893,075 3,903,510	7/1975 9/1975	Carey et al. 340/799 Y Orban et al. 340/799 Y Zobel 340/726 Y Levy et al. 364/20	X
4,136,359	1/1979	Wozniak	7

FOREIGN PATENT DOCUMENTS


1351590 5/1974 United Kingdom . 1482819 8/1977 United Kingdom . 1496563 12/1977 United Kingdom . 1524873 9/1978 United Kingdom .

Primary Examiner—Raulfe B. Zache
Attorney, Agent, or Firm—Blakely, Sokoloff, Taylor &
Zafman


[57] ABSTRACT

A microcomputer system with video display capability, particularly suited for small business applications and home use is described. The CPU performance is enhanced by permitting zero page data to be stored throughout the memory. The circuitry permitting this capability also provides a pointer for improved direct memory access. Through unique circuitry resembling "bank switching" improved memory mapping is obtained. Four-bit digital signals are converted to an AC chroma signal and a separate luminance signal for display modes. Display modes include high resolution modes, one of which displays 80 characters per line.

22 Claims, 9 Drawing Figures



Apple /// Computer



U.S. Patent May 10, 1983

Sheet 4 of 8

4,383,296






Fig. 4



U.S. Patent May 10, 1983

Sheet 8 of 8

4,383,296



COMPUTER WITH A MEMORY SYSTEM FOR REMAPPING A MEMORY HAVING TWO MEMORY OUTPUT BUSES FOR HIGH RESOLUTION DISPLAY WITH SCROLLING OF THE DISPLAYED CHARACTERS

BACKGROUND OF THE INVENTION

The invention relates to the field of digital computers, particularly microcomputers, having video display ca- 10 pabilities.

Prior Art

In the last few years, there has been rapid growth in the use of digital computers in homes by hobbyists, for 15 small business and for routine engineering and scientific application. For the most part, these needs have been met with self-contained, relatively inexpensive microcomputers or microprocessors with essential peripherals, including disc drives and with relatively easy to 20 manage computer programs. The design for computers for these needs requires considerable ingenuity since each computer must meet a wide range of applications and because this market is particularly cost conscious.

A home or small business computer must, for exam- 25 ple, operate with a number of different program languages, including those requiring relatively large memories, such as Pascal. The computer should interface with a standard raster scanned display and provide a wide range of display capabilities, such as high density 30 alpha-numeric character displays needed for word processing in addition to high resolution graphics displays.

To meet these specialize computer needs, generally requires that a relatively inexpensive microprocessor be used and that the capability of the processor be en- 35 hanced through circuit techniques. This reduces the overall cost of the computer by reducing, for example, power needs, bus structures, etc. Another important consideration is that the new computers be capable of using programs developed for earlier models.

As will be seen, the presently described microcomputer is ideally suited for home and small business applications. It provides a wide range of capabilities including advanced display capabilities not found in comparable prior art computers.

The closest prior art computer known to applicant is commercially available under the trademark, Apple-II. Portions of that computer are described in U.S. Pat. No. 4,136,359.

SUMMARY OF THE INVENTION

A digital computer which includes a central processing unit (CPU) and a random-access memory (RAM) with interconnecting address bus and data bus is described. One aspect of the present invention involves 55 the increased capability of the CPU by allowing base page or zero page data to be stored throughout the memory. Alternate stack locations and an improved direct memory access capability are also provided by the same circuitry. Detection means are used for detect- 60 convert the digital signals to analog video signals. ing a predetermined address range such as the zero page. This detection means causes a special register (Z-register) to be coupled into the address bus. The contents of this Z-register provide, for example, a pointer during direct memory access, or alternate stack 65 locations for storing data normally stored on page one.

The memory of the invented computer is organized in an unusual manner to provide compatibility with the

8-bit data bus and yet provide high data rates (16bits/MHz) needed for high resolution displays. A first plurality of memory devices are connected to a first memory output bus; these memory devices are also connected to the data bus. The memory includes a second plurality of memory devices which are also connected to the data bus; however, the outputs of these second devices are coupled to a second output memory bus. First switching means permit the first and second memory buses to be connected to the display for high data rate transfers. Second switching means permit either one of the memory buses to be connected to the data bus during non-display modes.

The addressing capability of the memory is greatly enhanced not only through bank switching, but through a novel remapping which does not require the CPU control associated with bank switching. In effect, the "unused" bits from one of the first and second memory buses are used for remapping purposes. This mode of operation is particularly useful for providing toggling between two separate portions of the memory.

The display subsystem of the described computer generates video color signal in a unique manner. A 4-bit color code as used in the prior art, is also used with the described display subsystem. However, this code is used to generate an AC chrominance signal and a separate DC luminance signal. This provides enhanced color capability over similar prior art color displays.

BRIEF DESCRIPTION OF THE DRAWINGS

FIG. 1 is a block diagram showing the major components and subsystems of the invented and described microcomputer system.

FIGS. 2 and 3 together show the central processing unit (CPU) and the architecture associated with this CPU, particularly the address bus and data bus.

FIG. 2 is a circuit diagram primarily showing the address bus and the logic means associated with this

FIG. 3 is a circuit diagram primarily showing the data bus and its interconnection with the memory buses (A bus and B bus), bootstrap read-only memory, and input/output ports.

FIGS. 4, 5 and 6 show the memory subsystem.

FIG. 4 is a circuit diagram primarily showing the circuitry for selecting between address signals from the address bus and display counter signals.

FIG. 5 is a circuit diagram primarily showing the 50 generation of various "select" signals for the memory devices.

FIG. 6 is a circuit diagram showing the organization of the random-across memory and its interconnection with the data bus and memory output buses.

FIGS. 7 and 8 illustrate the display subsystem of the invented computer.

FIG. 7 is a circuit diagram showing the circuitry for generating the digital signals used for the video display.

FIG. 8 is a circuit diagram of the circuitry used to

FIG. 9 is a graph of several waveforms used to describe a prior art circuit and the circuit of FIG. 8.

DETAILED DESCRIPTION OF THE **INVENTION**

A microcomputer system capable of driving a raster scanned video display is disclosed. In the following description, numerous specific details such as specific

Apple Computer Inc • 1982

Page 0552 of 0730

part numbers, clock rates, etc, are set forth to provide a thorough understanding of the present invention. However, it will be obvious to one skilled in the art that the inventive concepts described in this patent may be practiced without these specific details. In other instances, 5 well-known circuits have been shown in block diagram form in order not to obscure the present invention in unnecessary detail.

Referring first to FIG. 1, in general the described computer includes a central processing unit (CPU) 65, 10 its associated data bus 42, address bus 46, a memory subsystem and a display subsystem 58.

The address bus 46 from the CPU is coupled to the memory subsystem to permit the selection of locations in memory. Some of the address signals pass through a 15 multiplexer 47. For some modes of operation, signals from a register 52 are coupled through the multiplexer 47 onto the bus 46. The register 52 is identified as the Z-register and is coupled to the multiplexer 47 by the Z bus. The general description of the multiplexer 47 and 20 its control by the logic circuit 41 are described in detail in conjunction with FIG. 2. In general, the circuitry shown to the left of the dotted line 53 is included in FIG. 2 while the CPU 65, memory 50, data bus 42 and multiplexer 43 are shown in detail in FIG. 3.

The address bus N1 is coupled to the read-only memory 50. The output of this memory is coupled to the computer's data bus 42. The read-only memory (ROM) 50, as will be described, stores test routines, and other

The data bus 42 couples data to the random-access memory (RAM) 60 and to and from I/O ports. This bus also couples data to the Z-register 52 and other commonly used registers not illustrated. The data bus 42 35 these multiplexers are shown as A8-A15; this designareceives data from the RAM 60 through the A bus and B bus which are selected by multiplexer 43. The peripheral Bus N2 is used, as is better illustrated in FIG. 3, for coupling to peripherals.

5 and 6. The address control means which receives addresses on bus 46, makes the final selection of memory locations within the RAM 60. Bank switching, addressing for display purposes, scrolling and other memory mapping is controlled by the address control 45 means 59 as will be described in greater detail in conjunction with FIGS. 4 and 5. The PAM 60 is shown in detail in FIG. 6. The counter 58 which is sychronized with the horizontal and vertical display signals, provides signals both to the address control means 59 and 50 to the display subsystem 48.

The display subsystem receives data from the RAM 60 on the A bus and B bus and converts these digital signals to video signals which control a standard raster scanned display. A standard NTSC color signal is gen- 55 erated on line 197 and a black and white video signal on line 198. The same signals used to generate these video signals can be used to generate separate red, green, blue (RGB) video signals. The display subsystem 48 receives numerous timing signals including the standard color 60 reference signal shown as 3.5 MHz (C3.5M). This subsystem is described in detail in FIGS. 7 and 8.

COMPUTER ARCHITECTURE

(microprocessor) employed with the described computer is a commercially available component, the 6502A. This 8-bit processor (8-bit data bus) which has a

16-bit address bus is shown in FIG. 3 with its interconnections to the remainder of the computer. The pin number for each interconnection is shown adjacent to the corresponding line. In many cases, the nomenclature associated with the 6502A (CPU 65) is used in this application. For example, pin 6 receives the nonmaskable interrupt signal (NMI), and pin 4 is coupled to receive the interrupt request signal (IRQ). Some of the signals employed with the CPU 65, which are wellknown in the art, and which are not necessary for the understanding of the present invention are not described in detail in this application, such as the various synchronization signals and clocking signals. The address signals from the CPU 65 are identified as A0-A7 and A₈-A₁₅. The data signals associated with the CPU 65 are shown as D₀-D₇. As will be apparent to one skilled in the art, the inventive concepts described in this application may be employed with other microprocessors.

Referring now to FIGS. 2 and 3, the general architecture, particularly the architecture associated with the CPU 65 can best be seen. The address signals A₀-A₇ are coupled to a buffer 103 by the bus shown primarily in FIG. 2. These address signals are also coupled to the 25 ROM 50. The signals A₀-A₇ after passing through the buffer 103 are coupled to the memory subsystem. The address signals A₈-A₁₅ (higher order address bits) are coupled through lines shown in FIG. 2 to the multiplexers 47a and 47b. The contents of the Z-register 52 of data of a general bootstrap nature for system initializa- 30 FIG. 1 is also connected to the multiplexers 47a and 47b through the Z-bus (Z_1-Z_7) . The multiplexers 47a and 47b allow the selection of either the signals A_8-A_{15} from the CPU 65 or the contents of the Z-register (Z_1-Z_7) for addressing the RAM 60. The output of tion is used even when the Z-bus is selected. Note in the case of the Z₀ signal, this signal is coupled to the multiplexer 47a through the exclusive OR gate 90 for reasons which are explained later. The address signals A₈-A₁₁ The memory subsystem is shown in detail in FIGS. 4, 40 are also coupled to the ROM 50, thus the signals A₀-A₁₁ are used for addressing the ROM 50. The signals A8-A15 are connected to the logic circuit shown in the lower left-hand corner of FIG. 2; this logic circuit corresponds to the logic circuit 41 of FIG. 1.

The input and output data signals from the CPu 65 are coupled by a bidirectional bus to the bidirectional buffer 99 (FIG. 3). This buffer is selectively disabled by gate 100 to allow the output of ROM 50 to be communicated to CPU 65 and during other times not pertinent to the present discussion. The direction of flow through the buffer 99 is controlled by a read/write signal coupled to the buffer through inverter 101. Data from the CPU 65 is coupled through the buffer 99 and bus 42 to the RAM 60 or to I/O ports. Data from the RAM 60 is communicated to CPU 65 or bus N2 from the A bus and B bus through the buffer 99. The 4 lines of the A bus and 4 lines of the B bus are coupled to the multiplexer 43a. Similarly, the other 4 lines of the A and B buses are coupled to the multiplexer 43b. Multiplexers 43a and 43b select the 8 lines of the A bus or B bus and communicate the data through to buffer 99 and bus 42. These multiplexers are selectively disabled (for example, during writing) by gate 102. As will be described later, the 16 lines of the A bus and B bus permits the reading of In the presently preferred embodiment, the CPU 65 65 16-bits from the RAM at one time. This provides a data rate of 16-bits/MHz which is necessary, for example, for an 80 character per line display. The data is loaded into the RAM 60, 8-bits at a time.

Apple Computer Inc • 1982

Page 0553 of 0730

The ROM 50, as mentioned, stores test programs, data needed to initialize various registers, character generation data (for RAM 162 of FIG. 7) and other related data. Specific programs employed in the presently preferred embodiment of the computer are set forth in Table 1. The ROM 50 is selected by control signals coupled to its pins 18 and 20, identified as signals ROM SEL and TROM SEL. Any one of a plurality of commercially available read-only memories may be used for the ROM 50. In the presently preferred embodiment, commercially available Part No. SY2333 is used.

Referring now to this logic circuit (lower left-hand corner of FIG. 2), the NAND gate 81 receives the address signal A₈ and also the alternate stack signal identified as ALT STK. The output of this gate provides one input to the AND gate 87. The A₈ signal is also coupled through the inverter 82 to one input terminal of the NAND gates 85 and 86. The address signals A₉ and A₁₀ are coupled to the input terminals of the NOR gate 83. The output of this gate is coupled to one input terminal of the NAND gates 85 and 86 and the AND gate 87. The address signals A_{11-A15} are coupled to the input terminals of the NOR gate 84. The signal A₁₁ is also coupled to an input terminal of the NAND gate 85.

The outputs of the AND gates 87 and 88 (through NOR gate 89), controls the multiplexers 47a and 47b. When the output of gate 89 is low the Z-bus is selected, otherwise the address signals from the CPU 65 are selected

The logic circuit above-described, along with the Z-bus and Z-register provide enhanced performance for the computer. First, this circuit permits the zero page or 35 base page data to be stored throughout the RAM 60 rather than just on zero page. Secondly, this circuit enables addressing of alternate stack locations (other than page one). Lastly, this circuit through the Z-register provides a RAM pointer for direct memory access 40 (DMA).

Assume for purposes of discussion that the CPU 65 is addressing the zero page of memory. That is, the higher order address bits A₈-A₁₅ are all zeros. The zeros for A₉-A₁₅ are detected by the gates 83 and 84. If all the 45 inputs to these gates are zeros, the outputs of these gates are high which condition is communicated to the gate 87. A₈ which is also low, insures that the output of gate 81 will be high. Thus, all the inputs to gate 87 are high, causing the signal at the output of the gate 89 to drop. 50 When this occurs, the Z-bus is selected. Instead of all the binary zeros from the CPU being coupled to the main memory (RAM 60), the contents of the Z-register form part of the address for the memory. Therefore, even though the CPU 65 has selected the zero page, 55 nonethelessdata may be written into or from any location of RAM 60 (including the zero page). This enhances the performance of the CPU, since for example, the time consumed in shifting data to and from a single zero page is minimized.

Normally, the CPU 65 selects page one for stack locations. This occurs when A_8 is high and A_9 – A_{15} are low. Assume first that the alternate stack locations have not been selected. Both inputs to gate 81 are high and its output is low. The low input to the gate 87 prevents the 65 selection of the Z-bus. Thus, for these conditions the address signals A_0 – A_7 select stack locations on page one.

Next assume that page one has been selected by the CPU and that the ALT STK signal is low, indicating the alternate stack locations are to be selected. (A flag is set by the CPU to change the ALT STK signal). Since the ALT STK signal is low and A₈ is high, a high output occurs from the gate 81. All the inputs to gates 83 and 84 are low, therefore, high outputs occur from both these gates. The conditions of gate 87 are met, causing a high output from this gate and lowering the output from the gate 89. The Z-bus is thus selected by the multiplexers 47a and 47b. This allows the contents of the Z-register to be used as alternate locations. Nonzero page locations are assured by inverting A₈. The exclusive OR gate 90 acts as a selective inverter. If A8 is high and Z₀ is low, then A₈ at the output of the multiplexer 47a will be low. Note that during zero page selection when A₈ is low, the Z₀ signal is directly communicated through gate 90 to the output of multiplexer 47a.

Thus, the logic circuits along with the ALT STK signal allows alternate stack locations to be selected through the Z-bus. This further enhances the performance of the CPU which would otherwise be limited to page one for stack locations.

The logic circuit of FIG. 2 is also used along with the Z-register to provide a pointer during direct memory access (DMA). Assume that direct access to the computer's memory is required by a peripheral apparatus. To initiate the DMA mode the CPU provides an address between F800 and R8FF. Through a logic circuit not illustrated in FIGS. 2 and 3, the ROM SEL signal is brought low for addresses between F000 and FFFF. This signal is communicated to gate 93 and causes the output of gate 92 to rise (DMA 1 is high at this time). This rise in potential is communicated to one input of the gate 85. Additionally, gate 85 senses that the address bits A₈, A₉ and A₁₀ are low. This information is coupled to gate 85 through the inverter 82 and the NOR gate 83 as high signals. Also the fact that A₁₁ is high is directly communicated to gate 85. Thus, with the address between F800 and F8FF the DMA OK signal drops in potential. This is sensed by the peripheral apparatus which in turn causes the DMA 1 signal to drop and provides a ready signal to the CPU 65. With the completion of this handshake, data may begin to be transferred to the RAM.

The DMA 1 signal through gate 93 and inverter 93 forces the TROM SEL signal low. This signal in addition to being communicated to the ROM 50, is coupled to the buffer 99 through gate 100, disabling this buffer (during the reading of ROM 50). Also, the ready signal causes the CPU to come to a hard stop. Importantly, the DMA 1 signal, after passing through the inverter 94 and the gates 88 and 89, assures the selection of the Z-register. The contents of the Z-register are fixed and provide a pointer to a page in the RAM.

Under the above conditions, the CPU increments the lower 8-bits of the address signal. The ROM 50 furnishes the instructions for incrementing the address, specifically SBC #1 and BEQ. The peripheral apparatus provides the data or receives the data in synchronization with the CPU operation. The peripheral also furnishes a read/write signal to indicate which operation is to occur. Data is then written into RAM via bus N2 and bus 42, or read from RAM via the A and B buses and bus N2.

Importantly, with the above DMA arrangement, addresses from the peripheral apparatus are not neces-

Apple Computer Inc • 1982

Page 0554 of 0730

sary and the Z-register is used to provide a pointer to a page in RAM 60.

MEMORY SUBSYSTEM

The memory sybsystem shown in FIG. 1 as the ad- 5 dress control means 59 and RAM 60 is illustrated in detail in FIGS. 4, 5 and 6 as mentioned. In FIGS. 4 and 5, the memory control means is shown, while in FIG. 6 the memory devices and their organization are illustrated. The address control means of FIGS. 4 and 5 10 receives the address signals from the CPU 65 (A₀-A₁₅), the count in the vertical and horizontal counters (counter 58 of FIG. 1) which are used during display modes, control signals from the CPU and other signals. In genreal, this control means develops the address 15 signals which are coupled to the RAM of FIG. 6 including the column address and row address signals, commonly referred to as CAS and RAS. Other related functions are also shown in FIGS. 4 and 5, such as the circuitry which provides display scrolling, indirect RAM 20 addressing and memory mapping.

The CPU of FIG. 3 provides a 16-bit address for addressing the memory. Under ordinary circumstances this address limits the memory capacity to 64K bytes. This size memory is insufficient in many applications, as 25 for example, to effectively use the Pascal program language. As will be described in greater detail, the address control means of FIGS. 4 and 5 enable the use of a memory having a 96K byte or 128K byte capacity. One well-known technique which is used with the present 30 invention for increasing this capacity is bank switching; this switching occurs under the contol of the CPU. In addition, the address control means uses a unique indirect addressing mode which provides the benefits of bank switching, however, this mode does not require 35 CPU control. This greately enhances CPU operation with the larger memory (as will be described) when compared to the CPU controlled bank switching.

Referring first to FIG. 6, the RAM configuration is illustrated for a capacity of 96K bytes. The memory is 40 organized into six rows, each of which includes eight 16K memory devices such as rows 111 and 112. In the presently preferred embodiment, Part No. 4116 MOS dynamic RAMs are used. (The pin designations and signal designations refer to this memory device.) Obviously, other memory devices may be employed.

Input data to these memory devices 106 is provided from the bus 42. Each line in the bus 42 is connected to the data input terminal of one device 106 in each row. The interconnection of this bus with each of the memory devices is not shown in FIG. 6 in order to overcomplicate this drawing. By way of example, however, line 107 connects the data bit D7 to the data input terminal of one of the memory devices in each of the six rows.

Three rows of devices 106 have their output terminals coupled to the A bus, and three rows are similarly coupled to the B bus. By way of example, line 108 connects three output terminals of devices 106 to the DB7 line of the B bus while line 109 connects three output terminals of the devices 106 to the DA7 line of the A 60 bus.

The described memory devices 106 are each organized as a 16KX1 memory. Thus, each device receives a 14-bit address which is time multiplexed into two, 7-bit addresses. This multiplexing occurs under the 65 control of the CAS and RAS signals as is well-known. The lines coupling the address signals to each of the devices in FIG. 6 are not illustrated. However, in the

lower right-hand corner of FIG. 6, the various signals applied to each device (including the address signals), along with the corresponding pin numbers are shown. Other circuitry not illustrated is the refresh control circuitry which operates in a well-known manner in conjunction with the CAS, RAS and address signals to refresh the dynamic devices.

Each row of memory devices 106 receives a unique combination of \overline{CAS} and \overline{RAS} signals. For example, row 111 receives \overline{CAS} 5, 7 and RAS 4, 5; similarly, row 112 receives \overline{CAS} 0 and \overline{RAS} 0, 3. The generation of these \overline{CAS} and \overline{RAS} signals is described in conjunction with FIG. 5. These signals (along with the 14-bit address signals) permit the selection of a single 8-bit location in the 96K byte memory (for writing) and also the selection (for reading) of 16-bit locations.

The memory of FIG. 6 may be expanded to a 128K byte memory by using 32K memory devices, such as Part No. 4132. In this case, four rows of eight, 32K memory devices are used with each row receiving two CAS and RAS signals.

Before reviewing FIG. 4, a general understanding of the organization of the display is helpful. The display, during certain modes, is organized into 80 horizontal segments and 24 vertical segments for a total of 1920 blocks. 11-bits of the counter 58 of FIG. 1 are used as part of the address signals for the memory to access data for displaying during these modes. These counter signals are shown in FIG. 4 as H₀-H₅ and V₀-V₄. During other display modes each horizontal segment is further divided into 8 segments (e.g. for displaying 80 alpha numeric characters per line). This requires 3 additional vertical timing signals shown as V_A, V_B and V_C in FIGS. 4 and 7.

Often in the prior art, two separate counters are used to supply the timing/address signals for accessing a memory when the data in the memory is displayed. The count in one counter represents the horizontal lines of the screen (vertical count) and the other the position along each line, (horizontal or dot count). In many prior art displays the most significant bit of the dot counter is used to increment the line counter. Data in memory intended for display is mapped with a one-to-one correlation to the counts in these counters. In another prior art system (implemented in the Apple-II computer sold by Apple Computer, Inc.) this one-to-one correlation is not used. Rather, to conserve on circuitry, a single counter is employed and a more dispersed mapping is used in the memory. (Note that where a maximum horizontal count of 80 is used, this number cannot be represented by all ones in a digital counter and thus the vertical counter cannot easily be incremented by the most significant bit in the horizontal counter.) Since this more dispersed mapping technique is part of the prior art and not critical to an understanding of the present invention, it shall not be described in detail. However, the manner in which it is implemented shall be discussed in conjunction with the adder 114 of FIG. 4. For purposes of discussion, the signals from the counter 58 of FIG. 1 are designated as either vertical (V) or horizontal (H).

Referring now to FIG. 4, the selection of either the counter signals on the address signals from the CPU is made by the multiplexers 116, 117, 118 and 119. Each of these commercially available multiplexers (Part No. 153) couples one of four input lines to an output line. There are eight inputs to multiplexers 116, 117 and 118 and the outputs of these multiplexers provide the ad-

dress signals for the memories (AR0 through AR5). The multiplexer 119 has four inputs on its pins 3, 4, 5, 6 and provides a single output on pin 7, the AR6 address signal. (The signals supplied to pins 11, 12 and 13 of multiplexer 119 are for clamping purposes only.)

The AX signal is applied to the pin 14 of each of the multiplexers. The signal on this line and the signal applied to pin 2, determines which of the four inputs is coupled to each of the outputs of the multiplexers. The AX signal is a RAM timing signal for clocking the first 10 7 bits and second 7 bits of the multiplexed 14-bit address applied to each of the memory devices 106. The other control signal to the multiplexers is developed through the AND gate 123. The inputs to this gate are the display signal (DSPLY) which indicates that the computer 15 is in a display mode and a clocking signal, specifically a 1MHz timing signal (CIM). The output of the AND gate 123 determines whether the address signals from the CPU or the signals associated with the counter 58 of FIG. 1 are selected.

Assume for purposes of discussion that the display has not been selected, and thus, the output of gate 123 is low. The \overline{AX} signal then selects for pin 7 of multiplexer 116 first the address signal A_0 and then A_6 . Likewise, each of the multiplexers selects an address signal (ex-25 cept for those associated with exclusive OR gates 124 and 125 which shall be discussed). If the display signal is high and an output is present from the gate 123, then, by way of example, the \overline{AX} signal first causes the H_1 signal and then the V_1 signal to be connected to the 30 AR1 address line. Similarly, signals corresponding to the vertical and horizontal count are coupled to the other address lines during display modes.

The adder 114 is an ordinary digital adder for adding two 4-bit digital nibbles and for providing a digital sum 35 signal. A commercially available adder (Part No. 283) is employed. The carry-in terminal (pin 7) is grounded and no carry-outs occur since one of the inputs (pin 12) is grounded. The adder sums the digital signal corresponding to H₃, H₄ and H₅ with the digital signal corresponding to V₃, V₄, V₃, V₄. The resultant sum signal is coupled to the multiplexers 116, 117 and 118 as illustrated. the summing of these horizontal and vertical counter signals is used to provide the more dispersed mapping as previously discussed.

The adder 121 is identical to adder 114 and is coupled to sum the three least significant vertical counter bits from the counter 58 (FIG. 2) with the signals VA1, VB1 and VC1. The sum is selected by the multiplexer 120 during the high resolution display modes and also dur- 50 ing scrolling as will be described. These sum signals are coupled to the multiplexers 117, 118 and 119. During the low resolution display modes, the multiplexer 120 couples ground signals or the page 2 signal (PG2) to the multiplexers 117, 118 and 119. (The PG2 signal is used 55 for special mapping purposes, not pertinent to the present invention.) During the high resolution modes when the display is not being scrolled, the VA1, VB2 and VB3 signals are at ground potential and thus no summing occurs within adder 121 and the VA, VB and VC 60 signals are coupled directly to the multiplexers 117, 118 and 119.

The address signals A_{10} , A_{11} , and A_{13} from the CPU are coupled to the multiplexers 117, 118 and 119, respectively, through exclusive OR gates 124, 125, and 65 126, respectively. The other input terminals to gates 124 and 125 receive the C_3 signal, while the other input terminal of the gate 126 receives the C_1 signal. (The

development of the C₁ and C₃ signals is illustrated in FIG. 5.) The gates 124, 125 and 126 provide mapping compensation within the memory. As the computer and memory are presently implemented, the sequence in which the various portions of the display are generated is not the same as the sequence in which the data is removed from memory for display. These gates provide compensating addresses and, in effect, cause a remapping so that the proper sequence is maintained when data is read from the memory for the display. These gates are shown to provide a complete disclosure of the presently preferred embodiment, however, they are not critical to the present invention.

In operation, the circuitry of FIG. 4, as mentioned, selects the address signals which are applied to each of the memory devices, either from the CPU or counter if the display mode is selected. It should be noted that not all of the address bits from the CPU are coupled to the multiplexers 116 through 119. Some of these address bits, as will be described in conjunction with FIG. 5, are used to develop the various CAS and RAS signals and thus select different rows within the memory of FIG. 6.

The scrolling operation which is used is somewhat unusual in that each line of the display is separately moved up (line-by-line) with one line of data in memory being moved for each frame. This technique provides a uniform, esthetically pleasing, scroll. Scrolling the screen one line per frame can be achieved by moving all the data in the memory into a new position for each frame. This would be very time consuming and impractical. With the described technique, only one-eighth of the data in the memory is moved for each new frame.

Referring to the adder 121, as mentioned, the signals V_A , V_B V_C are the three least significant vertical counter bits from the counter 58. These bits or counts, by way of example, represent the 8 horizontal lines of each character. In adder 12, a 3-bit digital signal, VA1, VB1 and VC1, is added to the count from counter 58. This 3-bit signal is constant during each frame, however, it is incremented for each new frame.

During a first frame, 000 is added to the vertical count. During a second frame, 001 is added; and during a third frame, 010 is added, and so on. By adding this digital signal to the count from counter 58, the addresses to the memory are changed in the vertical sense. During the first frame when 000 is added, the display remains unaffected. During the next frame, when 001 is added to the vertical count, instead of first displaying the first line of a character, the second line of each character is displayed at the top of each character space and each subsequent line of the character is likewise moved up one line. If data in memory is not moved, the first line of the character would appear at the bottom of each character. Note when 001 is added to 111 from the counter, 000 results. Thus, the first line of characters would be addressed when the beam is scanning the eighth line of characters. To prevent this, the data corresponding to the first line of each character is moved in memory for this frame. The first line of one character is moved up and becomes the bottom line of the character directly above it. When 010 is added, the process is again repeated. For example, the third line of each character is first displayed in each character space and the second line of each character is moved up to become the bottom line of the character directly above it. This process is repeated to scroll the data. The movement of data in memory is controlled by the CPU in a wellknown manner.

Apple Computer Inc • 1982

Page 0556 of 0730

11

Thus, through use of adder 121, an even, continuous scroll is obtained without moving all the data in memory for each frame. Rather, only ight of the data is moved for each frame.

Referring now to FIG. 5, the circuitry used to extend 5 the addressing from the CPU is illustrated. In general, the CAS signals are generated by the ROMs 127 and 128. The RAS signals are generated by the ROM 132. The multiplexer 130 allows the selection of either the bank switching signals, or the unique indirect addressing mode when "bank switching" occurs without direct commands from the CPU.

The CAS ROM 127 receives as an address the following signals: PRAS, ϕ 3, PRAS 1,2 \overline{AY} , DHIRES, R/ \overline{W} , A₁₁, A₁₃, A₁₄, and A₁₅. As the PRAS ϕ , 3 and PRAS 1, 2 represent the RAS signals being used. These signals are high when the respective RAS signal is active.

As previously mentioned, the AY signal is high for display modes and the DHIRES signal is high for high resolution display modes. The CAS ROM 128 receives as address signals the ABK1, ABK2, and ABK3 signals and also DHIRES, \overline{AY} , IND, A_{11} , A_{13} , A_{14} , and A_{15} .

The ROMS 127 and 128 are programmed to implement the following equations.

PCASO = (PRASO, 3·(DHIRES·ĀY + AY·(Ā15·Ā1-4Ā13·Ā11·R/WN + Ā15·Ā14·Ā13·R/WN + A1-5·Ā14·A13 + A15·A14·A13·Ā11)))

PCAS2 = (DHIRES AY + AY (ABKI ABK2 ABK 3.IND + ABK1 ABK2 ABK3) (A 15-A14-) + AY IND ABK1 ABK2 ABK3 A15-(A14-A13-+ A14 A13))

 $\begin{array}{l} PCAS3 = PRASO. \\ 3\cdot (\overline{DHIRES}\cdot\overline{AY} + AY\cdot (\overline{A15}\cdot\overline{A14}\cdot\overline{A13}\cdot A11 + A15\cdot A14\cdot\overline{A13}\cdot\overline{A11} + A15\cdot A14\cdot\overline{A13}))) \end{array}$

PCAS4.6 = (AY·IND·ABK3·A15·(ABK1·ABK-2 + ABK1)·ABK2) ·(A14·A13 + A14·A13) + AY·IND·ABK3·(ABK-2·ABK1·A15 + ABK2·ABK1 + ABK2·ABK-1·A15)·A14 + AY·IND·ABK1·ABK2·ABK3·(A1-5·A14·A13) + AY·IND·ABK3·ABK2·(A15·ABK-1+A15·ABK1)·(A14·A13 + A14·A13)

PCAS5,
7, = (AY·IND·ABK3·(ABK1·ABK2+ABK1·ABK2)·(A15·A14·A13+A15·A14·A13)+AY·I-ND·ABK3·(ABK2·ABK1·A15+ABK2·ABK-ABK-1+ABK2·ABK1·A15)·A14+AY·IND·ABK-1·ABK2·ABK3·(A15·A14)+AY·IND·ABK-3·ABK2·(A15·ABK1+A15·ABK1)·(A14·A13-A14·A13))

In effect, these ROMs are programmed to allow selection of predetermined rows in the memory, based on the address signals A_{10} , A_{13} , A_{14} and A_{15} , (ignoring for a moment the contribution of the \overline{RAS} signals and the 55 other signals appearing in the equations).

The outputs of the CAS ROMs 127 and 128 are coupled to the register 131. Register 131 is a commercially available register which permits the enabling of output signals (Part No. 374). During accessing of the memory 60 the various CAS signals (CAS 0 through CAS 7) are coupled to the memory of FIG. 6 to permit selection of the appropriate memory devices. The signal USELB from CAS ROM 127 through register 131 selects either the A bus or B bus. This signal is coupled to the multiplexers 43a and 43b of FIG. 3.

During normal operation, the multiplexer 130 selects the bank switching signals BCKSW 1 through BCKSW

4. These four signals (or alternatively four signals from the A bus) provide four of the inputs (address signals) to the ROM 132. The other inputs to this ROM are the DHIRES, Z PAGE, PA8, PA15, RFSH (refresh), and \overline{AY} signals. These address signals select the RAS 0, 3; RAS 1, 2; RAS 4, 5 and RAS 6, 7 signals. The ROM 132 is programmed to implement the following four equations

 $PRAS0,3 = \overline{AY} \cdot (\overline{DHIRES} + RFSH) + (ABK4 \cdot (Z Page \cdot \overline{PA8})) + ABK1 \cdot ABK2 \cdot ABK3) \cdot AY$ (6)

 $\begin{array}{l} PRAS1,2=\overline{AY}\cdot(DHIRES+RFSH)+AY\cdot(\overline{ABK}-\overline{1\cdot ABK2\cdot ABK3\cdot(ABK4(ZPAGE\cdot\overline{PA8})\cdot\overline{PA15}-})+ABK1\cdot ABK2\cdot ABK3)+AY\cdot\overline{ABK3\cdot(ABK}-\overline{1\cdot ABK2\cdot ABK4(ZPAGE\cdot\overline{PA8})\cdot\overline{PA15}+ABK-\overline{1\cdot ABK2\cdot (ABK4\cdot(ZPAGE\cdot\overline{PA8})\cdot\overline{PA15}-}\\ 1\cdot ABK2\cdot(ABK4\cdot(ZPAGE\cdot\overline{PA8})\cdot\overline{PA15}-\overline{PA1$

 $PRAS4,5 = RFSH \cdot \overline{AY} + AY \cdot \overline{ABK2} \cdot \overline{ABK3} \cdot \overline{(ABK-1)} \cdot \overline{(AB$

(7)

 $\begin{array}{l} PRAS6,7 = RFSH\cdot\overline{AY} + AY\cdot\overline{ABK3}\cdot(ABK1\cdot\overline{ABK} - 2\cdot ABK4\cdot(ZPAGE\cdot\overline{PA8})\cdot\underline{PA15} + \overline{ABK1}\cdot ABK - 2\cdot(ABK4\cdot(ZPAGE\cdot\overline{PA8})\cdot\overline{PA15}) \end{array}$

25 Thus, the bank switching signals (along with the other input signals to ROM 132) select predetermined rows in memory in conjunction with the CAS signals.

The output signals of the ROM 132 are coupled through the NAND gates 142, 143, 144 and 145 to the memory. The other input terminals of these gates receive the RAS timing signal. In this manner, the output signals of the ROM 132 are clocked through the gates 142 through 145 to provide the RAS signals shown in FIGS. 5 and 6.

An important fortunation

An important feature to the presently described computer is provided by the circuitry shown within the dotted line 146. The AND gate 148 receives, at its input terminals, the DA7, A₁₂, and C₃ signals. The NOR gate 149 receives the zero page and A₁₅ signal. The output of gate 149 provides one input to the gate 148 and also one input to the AND gate 150. The output of gate 148 provides another input signal to gate 150 and this signal (line 153) is one of the two control signals coupled to

45 the multiplexer 130. The AND gates 150 and 151 also receive a SYNC signal and the φ₀ signal. The output of the gates 150 and 151 are coupled to a NOR gate 152 with the output of the gate 152 (line 154) coupled to the other control terminal of the multiplexer 130.
(5) 50 The gates 150. 151 and 152 effectively form a clock

The gates 150, 151 and 152 effectively form a clock for multiplexer/register 130 (multiplexer 130 is a commercial part, Part No. 399, which effectively is a register/multiplexer). This selects the lower four input lines to the multiplexer 130. However, because of the synchronization signal applied to gate 151, the multiplexer 130 selects the bank switching signals each time an OP code is fetched by the CPU.

To understand the operation of the circuit shown within the dotted line 146 it should be recalled that the memory of FIG. 6 provides a 16-bit output. As mentioned, during certain display modes, 16-bits/msec. are needed for display purposes. In nondisplay modes, only 8-bits are required, particularly for interaction with the CPU. When the memory is addressed by the CPU during the indirect addressing modes the data on the A bus is not ordinarily used. However, with the circuitry shown within the dotted line 146, this otherwise "un-

Apple Computer Inc • 1982

Page 0557 of 0730

used" data is put to use to provide the equivalent of the bank switching signals through multiplexer 130.

Whenever the CPU selects a predetermined range of addresses, the multiplexer 130 selects the equivalent of the bank switching signals from the A bus provided 5 DA7 is high. (This occurs when addressing as zero page the address space -1800 through 1FFF.) Once the signal on line 153 is high it is latched through gates 150, 151 and 152 causing the multiplexer 130 to select the four bits from the A bus (assuming the timing signals are 10 high). Even if the next reference from the CPU is not to this special address range, the multiplexer 130 nonetheless remains latched with the four bits from the data bus. Once the SYN pulse drops, however, which is an indication that an OP code is being fetched, the signal on 15 line 154 rises in potential, causing the multiplexer to switch back to the bank switching signals.

Effectively, what occurs is that when the CPU selects this special address range, (and provided DA7 is high) the bits DA0 through DA3 which are stored in mem-20 ory, cause a remapping, that is, the address from the CPU accesses a different part of the memory. With the fetching of each OP code, the mapping automatically returns to the bank switching signals. Importantly, the remapping, which occurs is controlled by the bits stored 25 in the RAM (DA¢ through DA3). Thus, with the remapping information stored in RAM, toggling can occur between different portions of the memory without requiring bank switching signals, or the like from the CPU. This enhances the CPU's performance since 30 CPU time is not used for remapping. Additionally, it provides an easy tool for programming.

For some program languages it is desirable to separate data and the program into separate portions of the memory. For example, the 128K memory can be divided into two 64K memories, one for program and one for data. Switching can occur between these memory portions without the generation of bank switching signals by the CPU with the above described circuit. This arrangement is particularly useful when using the Pas-40 cal program language.

DISPLAY SUBSYSTEM

The display subsystem 48 of FIG. 1 receives data from the A bus and B bus and converts the data into 45 video signals which may be used for displaying alphanumeric characters or other images on a standard raster scanned cathode ray tube display. The display subsystem 48 specifically generates on line 197, a standard NTSC color video signal and a video black and white 50 video signal on line 198 (FIG. 8). This display subsystem, in addition to other inputs, receives a synchronization signal, and several clocking signals. For sake of simplicity, the standard color reference signal of 3.579545 MHz is shown as C3.5M. Twice this frequency and four times this frequency are shown as C7M and C14M, respectively.

Before describing the details of the display subsystem 48, a discussion of a prior art display system will be helpful in understanding the present display subsystem. 60 In U.S. Pat. No. 4,136,359, a video display system is described which is implemented in a commercially available computer, Apple-II, sold by Apple Computer, Inc., of Cupertino, Calif. In this system, 4-bit digital words are shifted in parallel into a shift register. These 65 words are then circulated in the shift register at 14 MHz to define a waveform having components at 3.5 MHz. Referring to FIG. 9, line 206, assume that the digital

word 0001 is placed in the shift register and circulated at a rate of 14 MHz. The resultant signal which has a component of 3.5 MHz is shown on line 206. The phase relationship of this component to the 3.5 MHz reference signal determines the color of the resultant video signal. This relationship is changed by changing the 4-bit word placed in the shift register. As explained in the above-referenced patent, if the signal 1000 is placed in the register and circulated, the resultant phase relationship of the 3.5 MHz component results in the color brown, this signal is shown on line 208. With this prior art technique, the luminance was determined by the DC component of the signals such as shown on lines 206 and 208.

The display subsystem 48 of FIG. 1 also uses 4-bit words to generate the various color signals in a manner somewhat similar to the above-described system. Referring to FIG. 8, 4-bit words representative of colors (16 possible colors) are coupled to the bus 180. (The generation of these words shall be described in detail in conjunction with FIG. 7.) Instead of using a shift register which circulates the 4-bit work, the same result is achieved by using a multiplexer 205 which sequentially selects each of the lines of the bus 180. The signals on bus 180 also provide a luminance signal and a black and white video signal with a gray scale.

The 4 lines of the bus 180 are coupled to multiplexer 205; this multiplexer also receives the C7M and the C3.5M timing signals. These two timing signals cause each of the four lines to be sequentially selected and coupled to line 191. (Note that the order in which each of the lines of the bus 180 is selected does not change.)

In effect, the multiplexer operates to serialize the parallel signal from bus 180. Assume for sake of explanation that the digital signals on bus 180 are 1000 as indicated in FIG. 8. The signal on line 191 will then be 10001000 The output of the multiplexer 205 coupled to the input of the inverter 204 also receives in a sequential order, the signals from bus 180, however, in a different order. For the example shown, the input to inverter 204 is 00100010 After inversion, this results in the signal 11011101... on line 192. Effectively, the signals on lines 191 and 192 are added by resistors 199 and 200. The resultant waveform is an AC signal (no DC component) shown in FIG. 9 on line 209. Thus, with the described circuit, a chroma signal is generated, having a predetermined phase relationship to the 3.5 MHz color reference signal. This phase relationship which is varied by changing the signals on bus 180 determines the color of the video signal on line 197.

In the prior art display discussed above, the DC component of the color signal determines the luminance. In the present invention, the signals on bus 180 are coupled to the base of transistor 195, consists of an AC signal from resistors 199 and 200, and the luminance level also determined by the signals on bus 180. These inputs to transistor 195, along with the $\overline{C3.5M}$ signal, generate a NTSC color signal on line 197 of improved quality when compared to the discussed prior art system.

In some cases, the signals on bus 180 are all binary ones or all binary zeros. When this occurs, there is no AC component from resistors 199 and 200 (no color signal) and the resultant signal on line 197 is either "black" or "white."

The lines of bus 180 are also coupled through resistors to the base of a transistor 196. Each of these resistors have a different value to provide a "weighting" to the binary signal.

Apple Computer Inc • 1982

Page 0558 of 0730

1:

This weighting is used for non-color displays to provide "gray" shades as opposed to having a display with only black and white. The binary signals on bus 180 drive the transistor 196 to provide a video signal on line 198. RGB is generated with weighted sums of these 5 same five signals.

Referring now to FIG. 7, data from memory is coupled from the A bus and B bus to registers 159 and 158, respectively. These registers are clocked by the 1 MHz clocking signal and its complement, thus permitting the sequential transfer of 8-bit words every 0.5 msec. As will be described, in some display modes the data is transferred at the 2 MHz rate, and in other display modes, at a 1 MHz rate.

modes, are controlled by the serialized signal on line 190. This serialized signal is in sychronization with the c7M or C14M clocking signals. The multiplexer 205 of for the parallel digital signal on bus 180, operates in sychronization with the multiplexer 171. In the description above, and except when otherwise noted below, it is assumed that, by way of example, if the multiplexer

The registers 158 and 159 are coupled to an 8 line 15 display bus 160. This display bus transfers data to registers 164 and 173, and also addresses to a memory 162. The registers 164 and 173 and memory 162 are enabled during specific display modes as will be apparent.

The character memory 162, in the presently preferred 20 embodiment, is a random-access memory which stores patterns representative of alpha-numeric characters. Each time the computer is powered up, the character information is transferred from the ROM 50 into the character memory 162 during an initialization period. 25 During character display modes, the signals from the display bus 160 are addresses, identifying particular alpha-numeric characters stored within the character memory 160. The vertical counter signals V_A, V_B, and V_C (previously discussed in conjunction with adder 121 30 of FIG. 4) identify the particular line in each character which is to be displayed. Thus, the generation of the digital signals representative of each of the characters occurs in an ordinary manner. The 7-bit signal representative of each line of each character (memory output) is 35 coupled to the shift register 167. Through timing signals not shown, either the register 164 or the character memory 162 is selected to allow the shift register 167 to receive either data directly from the A bus or B bus, or alpha-numeric character information from the memory 40 162.

The 7-bits of information from either memory 162 or register 164 are serialized by the shift register 167 either at a 7 MHz rate or 14 MHz rate, depending upon the display mode. The serialized data is coupled by line 185 to the multiplexer 169, pins 1 and 4. The inverse of this data is also coupled to multiplexer 169, pin 3. Line 185 is also coupled as one input to the multiplexer 166 and to the register 170 (input 1).

The output 1 of register 170 (line 186) is coupled to 50 the multiplexer 169, pin 1; to register 170 (input 2); and to multiplexer 166. Output 2 of register 170 (line 187) is coupled to input 3 of register 170 and also to multiplexer 166. Output 3 of register 170 (line 187) provides a third input to the multiplexer 166. Input 4 of the register 170 55 receives the output of the multiplexer 169 (line 189). Output 4 of register 120 (line 190) provides one control signal for the multiplexer 171.

The multiplexer 171 selects either the four lines of bus 183 or the four lines of bus 184. The output of multiplexer 171, bus 180, provides the 4-bit signal discussed in conjunction with FIG. 8. During one of the high resolution display modes (AHIRES), the multiplexer 171 is controlled by a timing signal from the output of the gate 178.

The multiplexer 166 selects either the lines of bus 181 or bus 182. The output of this multiplexer provides the signals for the bus 184. In all but the AHIRES display

mode, multiplexer 166 selects bus 181. Thus, typically, the multiplexer 171 receives the signals from bus 174.

For purposes of description above, and also for purposes of explaining for some of the display modes below a simplifying assumption has been made. The signals coupled to the bus 180 by multiplexer 171, for most modes, are controlled by the serialized signal on line 190. This serialized signal is in sychronization with the C7M or C14M clocking signals. The multiplexer 205 of for the parallel digital signal on bus 180, operates in sychronization with the multiplexer 171. In the description above, and except when otherwise noted below, it is assumed that, by way of example, if the multiplexer 171 is coupling all binary ones and zeros onto bus 180, the signal on line 191 will be either ones or zeros. Also for this condition the signal on line 192 will be all binary zeros or ones, and thus, no AC signal is generated at the base of transistor 195. However, as actually implemented, there is a "phase" difference between the clocking of the multiplexer 171 when compared to the sampling of the signals from bus 180 by the multiplexer 205. This results in a first constant AC signal on the gate of transistor 195 even when it appears that all binary ones are on bus 180, and a second constant AC signal when all binary zeros are on the bus 180. Thus, in this specification, when it states that "black" or "white" signals are being generated, instead, as currently implemented, two constant colors are generated on a color display. Where a true black and white is desired, color suppression is introduced such as through the color burst signal.

The circuit of FIG. 7, along with the circuit of FIG. 8, provides the capability for several distinct display modes. The first of these modes provides a display consisting of 40 characters (or spaces) per horizontal line. This requires a data rate of 8-bits/MHz or half the data rate the memory is capable of delivering. In this mode, data is loaded from the A bus during every other 0.5 usec period. (B bus is not used during this mode.) This data addresses the character memory 162, and along with the signals V_A , V_B and V_C , provides the appropriate character line (7-bits) to the shift register 167. During this mode, registers 164 and 173 are disabled. The shift register 167 for this mode shifts the data at a data rate of 7 MHz (note CH80 is high, allowing the 7 MHz signal from gate 175 to control the shift register 167). Each 7-bit signal is shifted serially onto line 185 and then to line 189 since multiplexer 169 selects pin 4. The data is shifted through the register 170 onto line 190. The serial binary signal on line 190 causes the selection of buses 183 or 184.

The four lines of bus 183 during this mode are coupled to +V (register 173 is disabled); therefore the selection of bus 184 provides four binary ones. The selection of bus 184 provides four binary zeros through bus 181. Thus, the serial binary signal on line 190 provides either all binary ones or all binary zeros to bus 180. As discussed, the circuit of FIG. 8 will provide a black and white display with 40 characters per line.

If the inverse and flashing timing means 172 is selected, each time the shift register 167 is loaded, multiplexer 169 shifts between pins 3 and 4. This causes the characters to change from white characters on a black background to black characters on a white background, and so on.

During the 80 character per line display mode, the registers 158 and 159 are each loaded during sequential

Apple Computer Inc • 1982

Page 0559 of 0730

0.5 µsec periods (this utilizes the 2 MHz cycle rate previously discussed). The shift register 167 shifts the character data from memory 162 at a 14 MHz rate. The serialized data at the 14 MHz rate is shifted through the register 170 and again controls the multiplexer 171 as 5 previously described. (Note that register 170 is always clocked at the 14 MHz rate.) Flashing again can be obtained as previously discussed.

In another alpha-numeric character display mode, the background of each character may be in one color and 10 the character itself (foreground) in another color. This mode provides 40 characters per line. The character identification (address for RAM 162), is furnished on the A bus to register 159 at a frequency of 1 MHz. The color information (background color and foreground 15 color) is furnished on the B bus as two 4-bit words to register 158. In the manner previously described, the address from register 159 selects the appropriate character from memory 162 and provides this information to shift register 167. The color information from the B bus 20 is transferred to register 173. For purposes of explanation, assume that the 4-bits identifying the color red for the background are on bus 184 (from register 173 and multiplexer 166) and that 4-bits representing the color blue for the foreground are on bus 183. (Note that when 25 register 173 is enabled, the signals from the register override the binary ones and zeros which otherwise appear on the lines of bus 174.) The serial binary signal representative of the character itself on line 190, selects either the color blue from bus 183 for the character 30 itself or the color red from bus 184 for the background. The digital signals representative of these colors are transferred to bus 180 and provide the color data to the circuit of FIG. 8. For black and white displays, a "gray" scale is provided through the weighting circuit 35 associated with transistor 196 of FIG. 8. Again, the multiplexer 169 may, through the timing means 172, alternate between the signal of line 185 and its inverse, which will have the effect of interchanging the foreground and background colors.

During the high resolution graphics modes, the character memory 162 is not used, but rather, data from the memory directly provides pattern information for display. This requires more mapping of data from within the main memory since new data is required for each 45 line of the display. (Note that when characters are displayed, the character memory 162 provides the different signals required for the 8 lines of each character row.) During these high resolution modes, the register 164 is enabled and the character memory 162 is dis- 50 abled. Thus, the data from the A bus and B bus is shifted into the shift register 167. In these modes, the "HRES" signal to multiplexer 169 causes this multiplexer to select between pins 1 and 2. Pin 2 provides the signal directly from the shift register 167 while the signal on 55 pin 1 is effectively the signal on line 185 delayed by one period of the C14M signal. This delay occurs through the register 170 from input 2 to output 2 since register 170 is clocked at C14M.

During a first graphics mode, data from the display bus 160 is loaded into shift register 167 at the rate of 7-bits/MHz. The data is serialized on line 185 and in the manner previously described for displaying characters, controls the selection of all binary ones and all binary zeros through the multiplexer 171. Note, as mentioned before, in the presently preferred embodiment, unless color suppression is used, this will not result in a black and white display, but rather a two-color display. If a high bit is present on line 140 of the display bus, the inverse and flashing timing means 172 causes the multiplexer 169 to alternate between pins 1 and 2. This switching occurs at a 1 MHz rate and provides a phase shift for every other 7-bits of data coupled to the multiplexer 171 on line 190. This results in an additional color being generated on the display for every other 7-bits of

For the above-described graphics modes when shift register 161 is shifting at a 7 MHz rate, 8-bits may be coupled to the bus 160 during each period. Specifically, as in the case of the differing background and foreground colors for the 40 character per line display mode, two 4-bit color words are shifted into register 173 at a rate of 1 MHz. Then, the multiplexer 171 selects between two predetermined colors on buses 183 and 184. Note these colors can be changed at a 1 MHz rate.

In an additional color mode identified as "AHIRES," multiplexer 171 operates under the control of gates 176, 177 and 178. In effect, multiplexer 171 selects bus 184 and latches the signals on this bus every four cycles of the C14M clock. Data is shifted into the shift register 167 from the A bus and B bus every 0.5 μ sec the register 167 operates under the control of the C14M signal. Each data bit on line 185 is shifted first to line 186, then to line 187 and finally to line 188. These lines are coupled to the multiplexer 171 through multiplexer 166 which selects bus 182 since AHIRES is high. In effect, what occurs is that 4-bit color words are serialized onto line 185 and then brought back into parallel on bus 182. Since multiplexer 171 latches the signals on bus 184 every four cycles of the C14M signal, a new color word is generated at a 3.5 MHz rate on the bus 180. The resultant display is 140 by 192 colored blocks wherein each block can be any one of 16 colors.

In the last display mode, typically used with color suppression, data is shifted into the shift register 167 from the display bus at the rate of 14-bits/MHz. The data is serialized onto line 185 and controls the selection of either all binary ones or all zeros through multiplexer 171. This provides the highest resolution graphics display for the system.

Thus, a microcomputer with video display capability has been described. The computer is fabricated from commercially available parts and provides high utilization of these parts. Numerous existing programs including many of those which operate on the Apple-II computer, may be employed in the above-described computer.

60

74 CSSTV EQU IBSLOT+\$16 ; FOUR BYTES,

77 ********

CHECKSUM, SECTOR, TRACK, AND VOLUME.

0097:

F000: 76 *

F000:

F000:

F000:

75 ×

78 *

	•	ormation • Apple /// Level	
	•	4,383,296	22
	21		
F000:	79		*
F000:	80		- -
F000:	81		-
F000:	82 83		*
F000: F000:	84		*
F000:		~ ***********	**
F000:	86		
F000:		**************************************	**
F000:	88		*
F000:	89		*
F000:	90		*
F000:	91	* USES ALL NBUFS	*
F000:	92	* USES LAST 54 BYTES	#
F000:		* OF A CODE PAGE FOR	*
F000		* SIGNIFICANT BYTES	-
F000:	95		*
F000:	96		*
F000		****	
F000.	98	*	. * *
F000	• •	******	- - -
F000	100		
F000.	101		· ·
F000:		***	 • * *
F000. 0095		TRKCNT EQU COUNT	HALFTRKS MOVED COUNT
0075 0075.		PRIOR EQU IBSLOT+\$1	
0075. 009E		TRKN EQU IBSLOT+\$1	
F000:	107		
F000:	108	****	+++
F000:	109	*	. ★
FUOO	110	# MSWAIT	*
F000	111		Ħ
F000		***	**
0099	113	MONTIMEL EQU CSSTV+2	; MOTOR-ON TIME
009A:		MONTIMEH EQU MONTIMEL	FI / COUNTERD.
F000.	115	*	w.m.m.
F000:		****************	**************************************
F000:	118	* DEUTCE ADDRESS	*
F000:	117	* DEVICE ADDRESS * ASSIGNMENTS	*
F000:	120	* MOSIGNALEIVIO	
F000:	122	***	k**
0080	123	PHASEOFF EQU \$COBO	STEPPER PHASE OFF.
COBO:	124	PHASEON EQU \$COB1	; STEPPER PHASE ON.
COBC:	125	Q6L EGU \$COBC	; Q7L, Q6L=READ
CORD	126	Q6L EGU \$C08C Q6H EGU \$C08D	; Q7L, Q6H=SENSE WPROT
COBE:	127	Q7L EQU \$COBE	, Q7H, Q6L=WR11E
COSF:	128	Q7H EQU \$COSF	;Q7H,Q6H=WRITE STORE
FFEF:	129	INTERUPT EQU \$FFEF	
FFDF:	130	ENVIRON EQU SFFDF	
0080:	131	ONEMEG EQU \$80	
007F:	132	TWOMEG EQU \$7F	
F000:		****	分长餐餐餐
F000:	134	*	· ·
F000:		* EQUATES FOR RWTS AN	שבטכא
F000:	174	*	

		4,38	3,296
	23		24
C089:	139 MOTOR		
COBA:	140 DRVOE		
COSB:	141 DRV1E		_
CO81:	142 PHASO		· · · · · · · · · · · · · · · · · · ·
C080:	143 PHSOF		
0097	144 TEMP	EQU CSST	y ; PUT ADDRESS INFO HERE
0097	145 CSUM1	EQU TEMP	
0098. 0099:	146 SECT	EQU CSUM	
0099:	147 TRACK 148 TRKN1	EQU SECT	
0094:	149 VOLUM		
0083	150 IBRER		RRS+3
0085 0080	151 IBDER		RRS+2
0081	152 IBWPE		RRS+1
0080:		RV EQU HRDE	
F000		*******	•
F000:	156 +		* <u>.</u>
F000 F000		CAD WRITE A	* *
F000	- 158 * - 784 - 15 9 %	Ch AND SECTOR	*
F000	160	*****	***
F000 F000 A0 01	161 * 162 REGRWTS	LDY #1	RETRY COUNT
F002 A6 81	163	LDX IBSUOT	GET SLOT # FOR THIS OPERATION
F004 84 94	104	STY SPEKENT	ONLY ONE RECALIBRATE PER CALL
F005 08 F007 68	165 166	PHP PLA	DETERMINE INTERUNT STATUS
F008.6A	167	ROK A	
F009: 5A	168	ROR A	GET INTERUPT FLAG INTO BIT 7
FOOB 6A	189 170	ROR A ROP A	
F00C 85 8B	1 /1	TA LMASK	
FOOE AD DF FF FO11 85 9F	172 173	LDA ENVIRON STA ENVIEMP	PRESERVE ENVIRONMENT
F013	174 *	SIA ENVIENE	
F013		HECK OF THE MOT	OR IS ON THEN START IT
- F013 - 1013 20 28 F1	i~s ≠ 177	USP CHMDRV	SET ZERO FLAG IF MOTOR STOPPED
016 08	178	PHP	SAVE TEST RESULTS
FO17 A5 85	179	LDA IBBUFP	MOVE OUT POINTER TO BUFFER INTO ZEAGE
F019 85 98 F018 A5 86	180 181	STA BUF	
FOID H5 90	182	STA BUF+1	
FO1F A9 E0 FO21 85 9A	163 18 4	LOA #DVMOT STA MONTIMEH	
F023 A5 B2	185	LDA IBDRVN	DETERMINE DRIVE ONE OR TWO
F025 C5 8A	: 86	CMP TOBPON	SAME DRIVE USE() BEFORE
F027 35 9A F029 09	187 198	STA IODP DN PHP	SAVE IT FOR NEXT TIME
F02A 54	189	BOR A	GET DRIVE NUMBER INTO CARRY
F028 80 89 C0	190	LDA MOTORONIX	
F02E 90 01 F030 E3	191 192	BCC DRIVSEL INX	BRANCH IF DRIVE 1 SELEGTED SELECT DRIVE 2
6031 3D 8A CO		LDA DRVOEN, X	
F034 20 40 F	194	USR SETIMEG	; INSURE ONE MEGAHERTZ OPERATION
F037 28 F038:F0 0A	195 196	PLP BEQ OK	, WAS IT SAME DRIVE?
F03A: 28	197	PLP	MUST INDICATE DRIVE OFF BY SETTING ZERO
F03B A0 07	198	LDY #7	DELAY 150 MS DEFORE STEPPING FLAG)
- F030-20-54-F4- - F040-86	199 DRUWAIT	JSR MSWAIT DEY	, (ON RETURN ATT)
F041 00 FA	201	BNE DRVWAIT	
F043: 08	202 Ok	PHP	; NOW ZERO FLAG SET ; GET DESTINATION TRACK
F044:A5 83 F046 A6 81	203 DK 204	LDA IBTRK LDX 1BSLOT	RESTORE PROPER X (SLOT+16)
F046 20 0 5 F 1	೭೦೮	JSR MYSEEK	AND GO TO IT
FC48 FD4B		THE DESIRED TRESTART WITH	ACK WAS THE MOTOR
F04B 2B	208	PLP	WAS MOTOR ON?
F04C.DO 17	209	BNE TRYTEK	, IF SO, DON'T DELAY, GET IT TODAY!
FO4E.	210 *		

```
4,383,296
                                                                26
                211 * MOTOR WAS OFF, WAIT FOR IT TO SPEED UP
FO4E
                212 *
FO4E
                                             ; WAIT EXACTLY 100 US FOR EACH COUNT
                213 MOTOF
                             LDY #$12
F04E: A0 12
                214 CONWAIT DEY
                                                                      IN MONTIME
F050:88
                             BNE CONWAIT
051 DO TI
                15
                                  MONTIMEL COUNT UP TO 0000
                1.5
FOGS EN 30
                             INC
\operatorname{Colored}(C) = \operatorname{Colored}(C)
                                  MOTOF
                             BNE
                                  MONTIMEH
#057 Eu 3A
                213
                              1NC
6059 Dt F3
                1.17
                             BNE.
                                  MOTOF
                 221 **********
FO5B:
FOSB:
                 555 *
                 223 * MOTOR SHOULD BE UP TO SPEED
FO5B
                 274 & IF IT STILL LOOKS STOPPED THEN
FOSB
                 205 & THE DRIVE IS NOT PRESENT
FO5B
                 226 *
FO5B
                 227 有关专业与基本基础等的基础等等等等等等等等等等等等等等
FO5B
                DEB USR CHKDRV / IS DRIVE PRESENT:
F05B. 20 2B F1
F05E, D0, 05
                 230 GOORIVERR LUA #IBNODRY , NO. GET TELL EM NO DE CE
F060 A9 80
                            JMP HNDLERR
FO62 40 EB F.
                 : 11
F065
                 23% * NOW CHECK IF IT IS NOT THE FORMAT DISK COMMAND
F063
                 234 * LOCATE THE CORRECT SECTOR FOR THIS OPERATION
F065
                 \frac{1}{\sqrt{2}} \cdot \frac{1}{2} \cdot \frac{1}{2} = \frac{1}{2}
والعال الم
                                             GET COMMAND CODE #
                 gree PRETER LDA INCMD
F065 A5 B7
                             TEG ALLDONE , IF NULL COMMAND, GO HOME TO BED
FO&* FO 77
                                              GOMMAND IN RANGET
                208
                             CMP
                                  #3
F069 C9 03
                             BOS ALLDONE : NO. DO NOTHING!
                 239
                                  A SET CARRY=1 FOR READ OF FOR WRITE THYTRK2 MUST PRENIBBLIZE FOR WRITE
F068 BC 73
                            ROP A
F05D 6A
                0.44
6.42
                             \mathbb{RC} \otimes
FOSE BO DB
                             LEA ENVIRON
F-970 AD DE EF
                                              SHIFT TO HIGH SPEED!
                 244 STA ENVIRON
245 GER COURTER
1373 29 7F
F075 8D DF FF
                             USB PRENIBIO
F078, 20 C6 F2
                                             , ONLY 127 RETRIES OF ANY KIND
                                  # 1 7 F
                 246 TRYTEKS LDY
F07B A0 7F
                                   FERRYCHT
 FO7D 84 93
                                             JET SLOT NUM INTO X-REG
                 165.01
 F07F A6 B1
                                            , READ NEXT ADDRESS FIFLD
F081 20 Bb
F084: 90 21
F086 24 BB
                                  RDRIGHT ; IF READ IT RIGHT, HURRAH!
                             \mathbb{B} \subset \mathbb{C}
                 250
                                             SHOULD INTERUPTS BE ALLOWED?
                 25: TRYADRE BIT
                                  IMASK
                 DMI NOINTRI NO DON'T ALLOW THEM
                                              FRE-ENABLED AFTER READ/READADR WRIT
                 V = 1
                              ru:
 - 55A 58
                             TRYADR ; WELL, LET IT GO THIS TIME ;
                75 LDA
75 PHA
250 DEC

    ∋85 €± 90

 6580 15 60
 FOBF A5 80
                                             SAVE TRACK WE REALLY WANT
 F091 48
                                            ONLY RECALIBRATE ONCE!
                             DEC SEEKCNT
 F092 C6 94
                             BNE DRYERR TRIED TO RECALIBRATE A SECOND TIME
 F094 DU 4F
                        LDA #$60
JSR SETTRK
LDA #$00
                                                                              ERROR
                                             RECALIBRATE ALL OVER AGAIN
                 A 4. 14
 F095 An 50
                                           PRETEND TO BE ON TRACK 80
 F098 20 25 F1
                  24.1
 F098 A9 00
                  26-
                                           MOVE TO TRACK OO
                  263
                              JSR MYSEEK
 F09D: 20 05 F1
                  264 GOCALI PLA
 F040 68
                                             GO TO CORRECT TRACK THIS TIME!
                 RES MYSEEK
RES MP TRYTRK2
 FDA1 21 05 F1
                                   TRYTRK2 ; LOOP BACK, TRY AGAIN ON THIS TRACK
 FOA4 40 "B F
                  267
 FLAT
                  248 * HAVE NOW HEAD AN ADDRESS FIELD CORRECTLY.
 FOA7
                  269 * MAKE SURE THIS IS THE TRACK, SECTOR, AND VOLUME DESIRED.
270 RDPIGHT LDY TRACK ON THE RIGHT TRACK?
 FOA7
                  270 RDPIGHT LDY TRACK
2°1 CF7 CURTRK
 FOA7 A4 99
                  2°1 CPV CURTRK
272 BEG HETRK
 F0A9 04 80
                                              ; IF SO, GODD
 FOAB FO OE
                  273 * REGALITED ING FROM THIS TRACK
 FOAD
                                             PRESERVE DESTINATION TRACK
                  274 LDA CURTRK
 FOAD: A5 BC
 FOAF 48
                              PHA
                  275
                              TYA
                  276
 F080: 98
                                    SETTRK
                               JSR
  F081 20 25 F1
                  277
                              PLA
                  278
  FOB4. 68
                              JOR
                                    MYSEEK
 F085: 20 05 F1 279
                             JHP TRYADRE : GO AHEAD AND RECALIBRATE
 F099: 4C 86 F0 280
                  282 *
  FORE
                   283 * DRIVE IS ON RIGHT TRACK, CHECK VOLUME MISMATCH
  FOBB .
  FOBB
                  284 *
                                              , GET ACTUAL VULUME HERE
                   285 RTTRK LDA VOLUME
  FOBB A5 9A
                                              STELL OPSYS WHAT VOLUME WAS THERE
                               STA IBSMOD
  FOBD: 85 89
                  286
```

```
4,383,296
                                       27
                                                                                 CHECK IF THIS IS THE RIGHT SECTOR
                              287 CORRECTVOL LDA SECT
FOBF: A5 98
FOC1. C5 84
                              288
                                                       CMP IBSECT
                                                      BEQ CORRECTSECT ; 1F SO, DO WHATEVER WANTED
F0C3.F0 02
                              289
                                                                                   , NO, TRY ANOTHER SECTOR
                                                      BNE TRYADR2
FOC5 DO BF
                              290
                                                                                     READ OF WRITE
FOC7 A5 87
                              291 CORRECTSECT LDA IBCMD
                                                                          THE CARRY WILL TELL
                             LSR A : THE CARRY WILL TELL

293 BCC WRIT ; CARRY WAS SET FOR READ OPERATION;

294 JSR READ16 ; CLEARED FOR WRITE

295 BCS TRYADR2 ; CARRY SET UPON RETURN IF BAD READ

296 LDA ENVIRON

297 AND #TWOMEG

298 STA ENVIRON ; SET TWO MEGAHERTZ MODE

299 JSR POSTNIB16 ; DO PARTIAL POSTNIBBLE CONVERSION

300 BCS TRYADR2 ; CHEKSUM ERROR

301 LDX IBSLOT ; RESTORE SLOTNUM INTO Y
F009 4A
FOCA 90 2D
FOCC 20 4B F1
FOCF: BO B5
FORM AD DE FE
F004 29 7F
F006 35 DF FF
FOD9 20 11 F3
FODC BO AB
FODE A5 81
                               BOR ALLDONE CLC
FOEO 18
                             303 LDA #$0
FOE3 90 04
                                                                                      NO ERROR
                                                     BCC ALDONE1 - SKIP OVER NEXT BYTE WITH BIT OPCODE
                                                                                    FREMOVE CURTRE
FOE5 68
                             305 DRVERR PLA
                                                     LDA #IBDERR
                                                                                      ; BAD DRIVE
F0E6 A9 82
                              1008 ALI-ONE1 STA IBSTAT GIVE DIM CONTROL STA STATE OF THE CONTROL STATE OF THE CONTROL OF THE C
                              306
F0E8 38
FOER 85 86
                              309 LDA MOTOROFF, X ; TURN IT OFF
FOFB BD 88 CC
                                                                                   SHOULD INTERUPTS BE ENABLEDT BRANCH IF NOT
                                                    BIT IMASK
FORE 24 8B
                              310
                              311 BMI NOINTR2
312 CLI
FOFU 30 01
F0F2, 58
FOF3 A5 9F
                                                                                   RESTORE ORIGINAL ENVIRONMENT
                              313 NOINTR2 LDA ENVTEMP
FORS 8D DE FE
                              314 STA
315 RTS
                                                               ENVIRON
Fores 50
#100 50 66 60 300 USR WRITE16
#100 50 66 FO 300 UMP [RYADR2]
                                                                                     , WRITE NYBBLES NOW
                                                                                   IF NO ERRORS
                                                                                  DISK IS WRITE PROTECTED!
                                                                                   TAKEN IF TRULY WRITE PROTECT ERROR COTHERWISE ASSUME AN INTERUPT MESSED
                                                     UMP (RYADR2
                               321 k
                                                                                                                                                THINGS UP
F105
                               302 * FHIS IS THE "SEEK" ROUTINE
F105
                              323 * SEEKS TRACK 'N' IN SLOT #X/$10
324 * IF DRIVNO 15 NEGATIVE, ON DRIVE O
F105
F105
                              325 * IF DRIVNO IS POSITIVE, ON DRIVE 1
F105
                              359 *
F105
#106 85 99 | 508 SEFY! | STA | TRKN1 | SAVE DESTINATION TRACK(*2) |
F108 20 19 F1 | 309 | USR | ALLOFF | TURN | ALL PHASES OFF TO BE SURE. |
F108 20 3E F1 | 730 | USR | DRVINDX | GET | INDEX TO PREVIOUS TRACK FOR CURRENT |
F106 85 85 | 331 | LDA | DRVOTRK, K |
F110 85 80 | F12 | STA | CURTRK | THIS IS WHERE T | AM
                               STA CURTRA
233 LDA TRKN1
334 ST
F112 A5 99
F114 95 85
                                                                                    AND WHERE I'M GOING TO
                                                      STA DRVOTRE X
F11F 55
                                                      DEY
                              339
F120: 10 F9
                               340
                                                       BPL
                                                                 NXOFF
F122: 46 BC 341
                                                       LOR CURTRK ; DIVIDE BACK DOWN
                                                                                              FALL OFF. . . NOW IT'S DARK
F124: 60
                               342
                                                       RTS
F125:
                                  344 *
              345 * THIS SUBROUTINE SETS THE SLOT DEPENDENT TRACK
346 * LOCATION
F125
                                   347 *
F125 20 3E F1 348 SETTRK USR DRVINOX GET INDEX TO DRIVE NUMBER.
                                                                STA DRVOTRK, X
F128: 95 85
                                  349
 F12A: 60
                                   350
                                                              RTS
F12B:
                                   351 *************
                                   352 *
                                   353 * SURR TO TELL IF MOTOR IS STOPPED
                                   354 ×
                                  355 * IF MOTOR IS STOPPED, CONTROLLER'S
                                  356 * SHIFT REG WILL NOT BE CHANGING.
                        357 *
 F12B
                                   358 * RETURN Y=0 AND ZERO FLAG SET IF IT IS STOPPED
```

		4,383,296	
	29	1,500,250	30
F128.	359 *		
F12B:		************	
F12B: A0 00	361 CHKDRV	-: -: ·	; INIT LOOP COUNTER ; READ THE SHIFT REG
F12D: BD 8C CO F130: 20 3D F1	362 CHKDRV1 363	LDA G6L/X JSR CKDRTS	DELAY
F130.20 3D F1	364	PHA) DELAY
F134 68	365	PLA	MORE DELAY
F135 OE 80 ()	366	CMP G&L, X	HAS SHIFT REG CHANGED?
F138 D0 03	367	BNE CKDRTS	YES, MOTOR IS MOVING
F13A 88	368	DEY	NO DEC RETRY COUNTER
F13B, DO FO	369	BNE CHKDRVI	AND TRY 256 TIMES
F130 60	370 CKDRTS	RTS	; THEN RETURN
F138 48	371 * 372 DRVINDX	PHA	PRESERVE ACC.
F13F 8A	372 DKVINDA	TXA	GET SLOT(*\$10)/8
F140 4A	374	LSR A	
F141 4A	375	LSR A	
F141 4A	376	LSR A	
F143 05 82	377	ORA IBDRVN	FOR DRIVE O OR 1
F145 AA	378	TAX	; INTO X FOR INDEX TO TABLE
F146 68	379	PLA RTS	RESTORE ACC.
F147 60 F148	380	**************	****
F148	382 *		
F146		FORMATTING ROU	TINES
F148	384 *	NOT INCLUDED FO	OR SOS
F148	3 85 *		
F148		****	
F148:	387 *	1000 200 100 70 70 1 0 10	**************************************
F140: F148:		EAD SUBROUTINE	*
F148:		-SECTOR FORMAT)	*
F148:	392 *		*
F148:	- · -	*****	
F148:	394 *	DO CHOODED BYTE	* S *
F148: F148:		DS ENCODED BYTE NBUF1 AND NBUF	
F148:	397 *	HOUT HILD HOUT	**
F148:		T READS NBUF2	*
F148:	399 *	HIGH TO LOW	, +
F148:		READS NBUF1	*
F148:	401 *	LOW TO HIGH	<u>, *</u>
F148: F148:	402 * 403 *	- ON ENTRY	
F148:	404 *	MIA MIALIZE	*
F148:		G: SLOTNUM	*
F148:	406 *	TIMES \$10.	*
F148:	407 *		*
F148:		MODE (Q6L, Q7L	
F148:	409 * 410 *	- ON EXIT	*
F148: F148:	410 #	- UN EXII	
F148:		Y SET IF ERROR.	*
F148:	413 *		*
F148:	414 * IF N	O ERROR:	*
F148:		-REG HOLDS \$AA.	*
F148:		-REG UNCHANGED.	
F148:		-REG HOLDS \$00.	*
F148: F148:		ARRY CLEAR. - CAUTION	en en 🖷 en
F148:	420 *	UNU / AUIN	<u> </u>
			•


```
4,383,296
                                                                                                              32
                                    31
 F148:
                                 421 *
                                                           OBSERVE
                                                    'NO PAGE CROSS'
 F148:
                                 422 *
 F148:
                                 423 *
                                                     WARNINGS ON
                                                    SOME BRANCHES!!
 F148:
                                 424 *
                            425 *
 F148:
                                             --- ASSUMES ----
 F148:
                                426 *
 F148:
                                 427 *
                                             1 USEC CYCLE TIME
                                 428 *
                                429 *
 F148:
                                430 **************
 F148
 F148 A0 20 431 REVIEW 432 RSYNC
                                                         FIND COUNT.

FIND MARKS

BEG RDERR THEN EXIT TO THE STATE                                 431 READ16 LDY #$20 ; 'MUST FIND' COUNT.
                          433
 F14B F0 6B
                                                                                        THEN EXIT WITH CARRY SET
                                                                                       READ NIBL
 F140 BD 8C CO 434 RD1
                                                         LDA
                                                                   GGL, X
                                                                                       ; *** NO PAGE CROSS! ***
                                 435
                                                         BPL
                                                                 RD1
 F150: 10 FB
                                436 RSYNC1 EOR #$D5
                                                                                     - DATA MARK 1?
 F152:49 D5
                                437
                                                         BNE RSYNC
                                                                                     ; LOOP IF NOT.
 F154: DO F4
                                                                                        DELAY BETWEEN NIBLS.
                                438
                                                         NOP
 F156 EA
 F157 BD 8C CO 439 RD2
                                                         LDA
                                                                   Q6L, X
                                                         BPL RD2
                                 440
                                                                                       ; *** NO PAGE CROSS! ***
 F15A 10 FB
                                                        CMP
                                                                                        DATA MARK 2?
 F150: C9 AA
                                 441
                                                                   #SAA
                                                      BNE RSYNC1
                                                                                       (IF NOT, IS IT DM1?)
 F15E: D0 F2
                                 442
 F160: A0 55 443 LDY #655
F162 444 # (ADI
F162 BD BC CO 445 RD3 LDA G6L, X
                                                                                        ; INIT NBUF2 INDEX.
                                                                        (ADDED NIBL DELAY)
 F165 10 FB 446 BPL RD3
F167 C9 AD 447 CMP 95AD
F167 C9 AD 447 CMP 95AD
F168, 449 * (CARRY SET
F16B BD 8C C0 450 RD4 LDA G6L, X
F16E 10 FB 451 BPL RD4
F170 99 02 03 452 STA NBUF2, Y
F173 AD FE FF 453 LDA INTERUE
                                                                    ; *** NO PAGE CROSS! ***
                                                                       DATA MARK 3?
                                                                          , (IF NOT, 15 IT DM1")
                                                 (CARRY SET IF DM3')
                                                                          ; *** NO PAGE CRUSS! ***
                                                                          STORE BYTES DIRECTLY
                                                STA NBUF2, Y
  F173 AD EF FF
                                               LDA INTERUPT
                                                                           POLL INTERUPT LINE
                            453
                                              ORA IMASK
                                                                           , (THIS MAY BE USED TO THEAT IDATE POLL
 F17c 05 8B
                            454
 F 176 10 40
                                                BPL GOSERV
                            455
 F 17A 28
                                                                           . INDEX TO NEXT
                            456
                                                DEY
                            457
                                                BPL RD4
  F17B 10 EE
                                                                           .(FIRST TIME Y=0)
                            458 RD5
  F 17D, CS
                                               INY
                                                                            GET ENCODED BYTES OF NBUF1
  F17E BD 8C CO 459 RD5A
                                               LDA
                                                         G6L, X
  181 10 FB
                            460
                                                BPL.
                                                         RD5A
  F183 49 00 01
                                                31 A
                                                         NBUF1 Y
                            461
                                                                            , POLL INTERUPT LINE
  186 AD EF FE
                            462
                                                t.D∻
                                                         INTERUPT
                            463 ORA
                                                                           , (THIS MAY BE USED TO INVALIDATE POLL)
  F189 05 88
                                                         IMASK
                                                DPL GOSERV
  F18B 10 2D
                            464
                                                                            WITHIN 1 MS OF COMPLETION?
  F18D CO E4
                                                CPY
                            465
                                                         #$E4
  FIBE DO EC
                            -146
                                                BNE RD5
                            447
 F191 08
                                                INY
                                                                           . NO POLL FROM NOW ON
  F192 BD BC CL
                            468 RD6
                                               LDA
                                                         G&L ⋅ X
  F195.10 FB
                            469
                                                BPL
                                                         RD6
  F197 99 00 08
                            470
                                                         NBUF 1, Y
                                                                           FINISH OUT NBUF1 PAGE
  F19A CB
                            471
                                                INY
  F19B DO F5
                                                         RD6
                            472
                                                BNE
                                                                            GET CHECKSUM BYTE
  -19D BD 8C Ce
                            473 RDCKSUM LDA
                                                         GSL. X
  F1A0 10 FB
                           474 BPL
                                                         RDCKSUM
                            475
  F1A2 85 96
                                                 STA
                                                         CKSUM
                                                                           EXTRA DELAY BETWEEN BYTES
  FIA4 EA
                            476
                                                NOP
  F1A5 BD 8C CO 477 RD7
                                                LDA
                                                         G6L, X
                                                                           , *** NO PAGE CROSS! ***
  F1A8 10 FB
                            478
                                                 BPI.
                                                         RD7
                                                                          TETRST BIT SLIP MARKS
  FIAA C9 DE
                            479
                                                 CMP
                                                         #$DE
  FIAC DO CA
                            490
                                                 BNE
                                                         RDERR
                                                                           (ERR IF NOT)
                                                 NOP
                                                                           , DELAY BETWEEN NIBLS.
  FIAE EA
                            481
  F1AF BD BC CO 482 RDB
                                                         G6L, X
                                                LDA
                                                BPL
                                                                           ; *** NO PAGE CROSS! ***
  F1B2 10 FB
                            483
                                                         RDB
                                                                           SECOND BIT SLIP MARK?
  FIB4 C9 AA
                            484
                                                         #$AA
                                                                          . (DONE IF IT IS)
  F186 FO 5F
                            485
                                                 DEG PDEXIT
                                                                           INDICATE 'ERROR EXIT'
  F189 38
                            4d6 RDERR
                                                 SEC
                                                                           FRETURN FROM READ16 OR RDADR16.
F1B9:60
                                                 RTS
                            487
  F1BA
                            488 *
  FIBA 40 B3 F2 489 GOSERV JMP SERVICE GO SERVICE INTERUPT
```

	25	4,383,296	26
F101.08	35 547 RDASYN	1 1111	36
F101.08	548	BNE PDA1	LOW ORDER OF COUNT
F1C4 E6 95			(2K NIBLS TO FIND
F1C6 FG FO	550	BEG RDERR	, ADR MARK, ELSE ERR)
5148 BD 80 00 5148 10 FB			FREAD NIBL. F*** NO PAGE CROSS! ***
107 09 B			FAUR MARK 10
F1CF DO FO F1D1 EA			(LOOP IF NOT)
102 BD 80 CO		NOP LDA G6L,X	ADDED NIBL DELAY
1105 10 FB			, wee NO PAGE CROSS! can
- 110 - 69 AA - 5109 00 62			ADP MARK 27 (IF NOT, IS IT AN) :
F1DB A0 03	960 E		INDEX FOR 4-BYTE REAL
6100 80 80 00	561 * 562 RDA5 1	(ADDED NIB	L DELAY)
(100 10 FB			, +#4 NO PAGE CROSS! → →
F1E2 C7 96			ADR MARK 32
F164 DO E7 F166		RDASN1 (LEAVES CARRY	SET!)
F1E6 A9 00	567 l	.DA #\$0	INIT CHECKSUM
F168 85 89 F16A BD 90 50		STA CSUM .DA GAL.X	FEAD CODD BITC NIBL
F160 10 FB			SECTION OF PAGE CROSS: ***
FIEF DA			ALIGN ODD BITS) 17 INTO LSB
F1F0.85 95 F1F2 BD 80 C0			, (SAVE THEM) ,READ (EVEN BIT NIBL
F1F5 10 FB	57 4 F		, *** NO PAGE CROSS! ***
- 6167 호텔 역동 - 6169 역약 역소 (m)			MERGE ODD AND EVEN B159 STORE DATA BYTE
សុស្ត្រ និង ភូមិ		OR CSUM	STURE DATA BYTE
F1FE 93		DEY	
F1FF 40 67 F201 A8			-LOOP ON 4 DATA BYTES -IF FINAL CHECKSUM
 M.L. Personal 			MONTERO, THEN ERPOR
- 14 25 5% € - 1367 58 88			FIRST BIT-SLIP NIB.
F204 C3 EF		.84, ROA5 141 P #⊈DE	, kee NO PAGE CROSS! FEE
FROB DO AB			ERROR IF NONMATCH
- +20⊅ 78 - +20€ 80 20 €7			DELAY (NO INTERUPTS FROM NOW ON) - SECOND DIT-SLIP NIBL
11 UT 10 FD	%%∮ f)	IF1L RDA?	HAR NO PAGE CROSS! ***
9 01 8 5 ₹ 744 1215 100 A1		,MP ##AA BNE RDERR	EDDOG TE NONMATCH
F217 18			;ERROR IF NONMATCH ;CLEAR CARRY ON
F118 40			NORMAL READ EXITS.
F219:		HM - HWTS2 ********	
F219:	3 *	*	
FR1 9 F219		ITE SUBR # CTOR FORMAT) #	
F219	6 *	*	•
F219 F219	7 ************************************	*****	
F21 9		DATA FROM *	
9019 F219	10 * NBUF:	1 AND NBUF2 *	
F / 19	12 * FIRST 1		
F219. F219	13 * HIC 14 * THEN NI	GH TO LOW * BUF1, *	
F219	15 * LQ	TO HIGH +	
F219 F219	15 * 17 * Of	* * *	
5219	19 *	*	
F219 F219		SLOTNUM + TIMES \$10. +	
F219	21 *	*	
+ 514 + 314	22 * 23 * Di	* *	
F1219	24 4	*	
F219	25 * CARRY S	SET IF ERROR. *	

	25	4,3	383,296 38
F-24-6	37	BBOT UIOLATION	
F219 F219:	26 * (W 27 *	PROT VIOLATION	/ *
F219		40 ERROR.	*
F219	29 ★		*
F219		-REG UNCERTAIN	*
F219		-REG UNCHANGED	
F219 F219		-REG HOLDS \$00. ARRY CLEAR	*
F219	34 *	TIME CELIN	*
F219		- ASSUMES	*
F219	ತರ ೯		*
F219		BEC CYCLE TIME	*
F219	38 *	*****	*
F219. F219 38	40 WR [TE16		, ANTICIPATE WPROT ERR.
F21A B8	41	CLA	TO INDICATE WRITE PROTECT ERROR INSTEAD OF
F218 BD 8D CG	42	LDA GEHEX	INTERUPT
FELE BD BE CO	43	LDA G7L/X	SENSE WPROT FLAG
F221 30 F5	44	BMI WEXIT	BRANCH IF NOT WRITE PROTECTED SYNC DATA.
F223 A9 FF F225 91: 8F CO	45 WRT1 46	LDA #\$FF STA Q?H:X	, (5) GOTO WRITE MODE
F228 10 80 00	47	URA GEL X	, (4)
F22B AG 04	48	LDY #\$4	,(2) FOR FIVE NIBLS
F22D EA	49	NOP	; (2)
F22E 48	50	PHA B: A	; (4) ; (3)
F22F168 F230 48	51 52 WSYNC	PLA PPA	;(3) ,(4) Exact Timing
F230 48 F231 65	58 MB TNU 53	PLA	(3) EXACT TIMING
FREE RO BD FF	7.4	JER WNIBL7	, (13, 9, 6) WRITE SYNC
F235 88	55	DEY	; (2)
F236 DO F9	56	BNE WSYNC	(2*) MUST NOT CROSS PAGE!
F238: A9 D5	57	LDA #\$D5 USR WNIBL9	;(2) 1ST DATA MARK :(15,9.6)
F23A 20 BC F2 F23D A9 AA	58 59	USR WNIBL9 LDA #\$AA	,(2) 2ND DATA MARK
F23F: 20 BC F2	60	JER WNIBL9	; (15, 9, 6)
F242: A9 AD _	61	LDA ##AD	; (2) 3RD DATA MARK.
F244: 20 BC F2	62	JSR WNIBL9	; (15, 9, 6)
F247: AO 55	63	LDY #\$55	;(2) NBUF2 INDEX
F249: EA	64	NOP	; (2) FOR TIMING
F24A: EA	65	NOP	; (2)
F24B: EA	6 6	NOP	;(2) r ;(3) Branch Always
F24C: DO 08	67 68 WINTRP	BNE VRYFRSI T LDA INTERUF	
F24E: AD EF FF	69 WINTER	ORA IMASK	; (3)
F253. EA	70	NOP	; (2)
F254: 10 5D	71	BPL SERVICE	THE PROPERTY OF THE PROPERTY O
F256: 30 00	72 VRYFRS		
F25B: B9 02 03	73 WRTFRS	T LDA NBUF2,	(
F25B 9D 8D CO	74	STA Q6H, X	; (5) STORE ENCODED BYTE ; (4) TIME MUST = 32 US PER BYTE!
F25E: BD 80 00	7 5	LDA Q6L/X	(4) TIME MUS! = 32 US PER BYTE!
F261 88	76	DEY	(2) (3) (2 IF BRANCH NOT TAKEN)
F262: 10 EA	77 70	TVA	(2) INSURE NO INTERUPT THIS BYLE
F264: 98	78 7 9	TYA RMI UMIDLE	(3) BRANCH ALWAYS.
F265:30 03	BO WNTRPT	1 LDA INTERU	PT ; (4) POLL INTERUPT LINE
F26A: 05 8B	81 WMIDLE	ORA IMASK	; (3)
F26C: EA	82	NOP	; (2)
F26D:30 02	83	BMI WDATA2	; (3) BRANCH IF NO INTERUPT E ; GO SERVICE INTERUPT.
E24E-10 42	84	BPL SERVICE	E ; GO SERVICE INTERUPT.
F271: C8 F272: B9 00 02	85 WDATA	INY	; (2)
F272: B9 00 02	86	LDA NBUF1,	; (4) ; (5) STORE ENCODED BYTE
F275:90 8D CO	87	SIA GIONIX	:(A)
F278: BD 8C CO	gg	LDA G6L, X	; (2) WITHIN 1 MS OF COMPLETION?
	90	BNE WNTRPT	1 ; (3) (2) NO KEEP WRITTING AND POLLING.
EDTE: EA	91	NOP	; (2)
F280. C8	92	INY	; (2)
F281 EA	93 WDATAC	3 NOP	, (2)
F281 EA F282 EA	94	NOP	; (2) ; (4)
F283: 48	43	PHA	
F284: 68	96	PLA	;(3) Y ;(4) WRITE LAST OF ENCODED BYTES
F285: B9 00 02		LIIA NRIH-1.	T , (4) WRITE EMOT OF ENCODED BILED



			4,383,29	6
	41			42
FRD1:4A	172	LSR ROL STA INX	A	INTO CURRENT NBUF2
	173 174	ROL STA	NBUF2-1, X	;BYTE. ;(6 BITS LEFT)
F2D8 E8	175	INX	,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,	FROM 0 TO \$55
F2D9 E0 56	176	CPA	#\$56	BR IF NO WRAPAROUND
		LDX	#0 #0	RESET NRUFR INDEX
F2DF: 98	179	TYA		RESET NBUFR INDEX USER BUF INDEX
	180 181			-(DONE IF ZERO) -;(ACC=0 FOR CHECK SUM)
FRE4.59 00 03	182 PRENIB3	EOR	NBUFE-2. Y	COMBINE WITH PREVIOUS
FDE7 29 3F	183 PRENIBE	AND	#\$3F	FSTRIP GARBAGE DITS
F2E7 AA	185	i na	NITRE . Y	. TO FORM RUNNING CHECK BUM GET ENCODED EQUIV
F2EA BD 55 F3 F2ED 99 01 03	186	STA	NBUF2-1, Y	REPLACE PREVIOUS
	10,	LUM	NBUF2-2, Y	RESTORE ACTUAL PREVIOUS
Far4 DO EE	196 189	DEY BNE	PRENIBB	LOOP UNTIL ALL OF NBUFR IS CONVERTED
FBF6 29 3F	190	AND	#\$3F	
FREB: 59 01 02 FREB: AA	191 PRENIB4 192 193	EOR		; NOW DO THE SAME FOR , NIBBLE BUFFER 1
F2FC BD 55 F3	193	LDA		TO DO ANY BACK TRACKING (NBUF1-1)
F2FF 99 00 02	194	STA	NBUF L. Y	ectoure that hiller to some operations (
F302 89 01 08 F305: C8		LDA INY	NHOP I + I - Y	RECOVER THAT WHICH IS NOW 'PREVIOUS'
F306: D0 F0		BNE	PRENIB4	
F308 AA	198	TAX		USE LAST AS CHECK SUM
F309 BD 55 F3	199	L.DA	NIBL, X	
F300 85 9<u>6</u> _	200		CKSUM	
F30E 4C 4C F3	201	MP		; ALL DONE.
F311. F311.	203 ******			*
=	205 + PO	STNIB	LIZE SUBR	•
	206 # 16	-SECT	OR FORMAT	*
F311	206 # 16 207 #	-SECT	OR FORMAT	* .*
F311 F311:	205 * 16 207 * 208 ****** 209 *	-SECT	OR FORMAT	* * K###*
F311 F311: F311: / F311: AO 55	206 * 16 207 * 208 ****** 209 * 210 POSTNIE	-SECT ***** 116 LD	TOR FORMAE ************************************	* ***** ,FIRST CONVERT TO 6 BIT NIEBLES INIT CHECK SUM
F311 F311: F311: / F311: AO 55	206 * 16 207 * 208 ****** 209 * 210 POSTNIE	-SECT ***** 116 LD	TOR FORMAE ************************************	* ***** ,FIRST CONVERT TO 6 BIT NIEBLES INIT CHECK SUM
F311 F311: F311: / F311 AO 55 F313 A9 00 F315 RE 02 03 F318.5D 00 F3	206 * 16 207 * 208 ****** 209 * 210 POSTNIB 211 212 PNIRL1 213	-SECT +#### 016 LD LDA LDX EOR	**************************************	****** FIRST CONVERT TO 6 BIT NIEBLES INIT CHECK SUM GET ENCODED BYTE
F311 F311: F311: F311 AO 55 F313 AP 00 F315 RE 02 03 F318:5D 00 F3 F318:79 02 03	206 * 16 207 * 208 ****** 209 * 210 POSTNIB 211 212 PNIRU1 213 214	-SECT ***** U16 LD LDA LDX EOR STA	OR FORMA! ***********************************	****** .FIRST CONVERT TO 6 BIT NIRBLES .INIT CHECK SUM .GET ENCODED BYTE .REPLACE WITH 6 BIT EQUIV
F311 F311: F311: F311: 40 55 F313: A9 00 F315: RE 02 03 F318: 50 00 F3 F318: 79 02 03	206 * 16 207 * 208 ****** 209 * 210 POSTNIB 211 212 PNIRL1 213	-SECT +#### 016 LD LDA LDX EOR	OR FORMA! ***********************************	* ***** *FIRST CONVERT TO 6 BIT NIBBLES *INIT CHECK SUM *GET ENCODED BYTE *REPLACE WITH 6 BIT EQUIV *LOOP UNTIL DONE WITH NIBBLE BUFFER 2
F311 F311: F311: / F311: AO 55 F313: A9 00 F315: BE 02: 03 F318: 99 02: 03 F318: 99 02: 03 F31E: 88 F31F: 10: F4 F321: C8	206 * 16 207 * 208 ****** 209 * 210 POSTNIB 211 212 PNIRL1 213 214 215 216 217	-SECT +**** 116 LD LDX EOR STA DEY BPL INY	OR FORMAT ***************** OY #\$55 #\$0 NBUFZ, Y DNIDL, X NBUFZ, Y PNIBL1	* ***** *FIRST CONVERT TO 6 BIT NIBBLES .INIT CHECK SUM .GET ENCODED BYTE .REPLACE WITH 6 BIT EQUIV :LOOP UNTIL DONE WITH NIBBLE BUFFER 2 .NOW Y=0
F311 F311: F311: / F311: AO 55 F313: A9 00 F315: BE 02: 03 F318: 50 00 F3 F318: 99 02: 03 F31E: 68 F31F: 10 F4 F321: C8 F322: BE 00: 02	206 * 16 207 * 208 ****** 209 * 210 POSTNIB 211 212 PNIRL1 213 214 215 216 217 218 PNIBL2	-SECT +**** 116 LD LDX EOR STA DEY BPL INY	OR FORMAT *********** OY #\$55 #\$0 NBUF2, Y DNIBL: NBUF2, Y PNIBLI NBUF1, Y	****** .FIRST CONVERT TO 6 BIT NIBBLES .INIT CHECK SUM .GET ENCODED BYTE .REPLACE WITH 6 BIT EQUIV :LOOP UNTIL DONE WITH NIBBLE BUFFER 2 .NOW Y=0 .DO THE SAME WITH
F311 F311: F311: / F311: AO 55 F313: AP 00 F315: RE 02: 03 F318: 5D 00 F3 F318: 9P 02: 03 F316: 88 F31F: 10 F4 F321: C8 F322: BE 00: 02 F325: 5D 00 F3 F328: 9P 00: 02	206 * 16 207 * 208 ****** 209 * 210 POSTNIB 211 212 PNIRU1 213 214 215 216 217 218 PNIBL2 219 220	-SECT ***** 116 LD LDX ECTA DETA DETA TOR LDX ECTA STA ECTA	PNIBL1 NBUF1, Y NBUF1, Y NBUF1, Y NBUF1, Y NBUF1, Y	****** ****** *FIRST CONVERT TO 6 BIT NIBBLES INIT CHECK SUM GET ENCODED BYTE REPLACE WITH 6 BIT EQUIV LOOP UNTIL DONE WITH NIBBLE BUFFER 2 NOW Y=0 DO THE SAME WITH NIBBLE BUFFER 1
F311 F311: F311: / F311 AO 55 F313 AP 00 F315 RE 02 03 F318:99 02 03 F318:99 02 03 F31E:88 F31F:10 F4 F321 C8 F322 BF 00 02 F325 5D 00 F3 F328:99 00 02 F328:09	206 + 16 207 + 208 ****** 209 + 210 POSTNIB 211 212 PNIRU1 213 214 215 216 217 218 PNIBL2 217 218 PNIBL2 219 220 221	-SECT ###### ## ## #######################	PNIBL1 NBUF1, Y NBUF1, Y NBUF1, Y NBUF1, Y	FIRST CONVERT TO 6 BIT NIRBLES TINIT CHECK SUM GET ENCODED BYTE REPLACE WITH 6 BIT EQUIV LOOP UNTIL DONE WITH NIBBLE BUFFER 2 NOW Y=0 DO THE SAME WITH NIBBLE BUFFER 1 1 DO ALL 256 BYTES
F311 F311: F311: / F311: AO 55 F313: AP 00 F315: RE 02: 03 F318: 5D 00 F3 F318: 9P 02: 03 F316: 88 F31F: 10 F4 F321: C8 F322: BE 00: 02 F325: 5D 00 F3 F328: 9P 00: 02	206 * 16 207 * 208 ****** 209 * 210 POSTNIB 211 212 PNIRU1 213 214 215 216 217 218 PNIBL2 219 220	-SECT ***** 116 LD LDX ECTA DETA DETA TOR LDX ECTA STA ECTA	PNIBL1 NBUF1, Y NBUF1, Y NBUF1, Y	** ** ** ** ** ** ** ** ** **
F311 F311 F311 / F311 AO 55 F313 AP 00 F315 BE 02 03 F318 5D 00 F3 F318 9P 02 03 F31E 08 F31F 10 F4 F321 C8 F322 BE 00 02 F325 5D 00 F3 F328 9P 00 02 F328 CB F328 CB F328 CB	206 * 16 207 * 208 ****** 209 * 210 POSTNIB 211 212 PNIBL1 213 214 215 216 217 218 PNIBL2 219 220 221 221 222	-SECT III	OR FORMA! ********* OY #\$55 #\$0 NBUF2, Y DNIBL: X NBUF2, Y PNIBL1 NBUF1, Y DNIBL: X NBUF1, Y PNIBL: X NBUF1, Y PNIBL: X	****** .FIRST CONVERT TO 6 BIT NIRBLES .INIT CHECK SUM .GFT ENCODED BYTE .REPLACE WITH 6 BIT EQUIV :LOOP UNTIL DONE WITH NIBBLE BUFFER 2 .NOW Y=0 .DO THE SAME WITH . NIBBLE BUFFER 1 .:DO ALL 256 BYTES .MAKE SURE CHECK SUM MATCHES .BETTER BE ZEFO!
F311 F311 F311 / F311 AO 55 F313 AP 00 F315 BE 02 03 F318 5D 00 F3 F318 9P 02 03 F31E 08 F31E 08 F321 C8 F322 BF 00 02 F325 5D 00 F3 F328 C8 F320 D0 F4 F320 D0 F4 F330 5D 00 F3 F330 5D 00 F3	206 * 16 207 * 208 ****** 209 * 210 POSTNIB 211 212 PNIRL1 213 214 215 216 217 218 PNIBL2 219 220 221 222 223 224 225	-SECT # II LAXRAYLYXRAYEXRAYEXRAYEXRAYEXRAYEXRAYEXRAYEXRAY	OR FORMAT ********** OY #\$55 #\$0 NBUFZ, Y DNIBL: X NBUFZ, Y PNIBLI NBUF1, Y ENIBL: X NBUF1, Y PNIBL: X NBUF1, Y PNIBLE CKSUM DNIBL: X	** ** ** ** ** ** ** ** ** **
F311 F311: F311: F311: / F311: A0 55 F313: A9 00 F318: 5D 00 F3 F318: 99 02 03 F316: 88 F31F: 10 F4 F321: C8 F322: BF 00 02 F328: C8 F328: C8 F320: D0 F4 F320: D0 F4 F320: D0 F4 F330: 5D 00 F3 F330: 5D 00 F3 F333: 38 F334: D0 16 F334: D0 16	206 * 16 207 * 208 ****** 209 * 210 POSTNIB 211 212 PNIRU1 213 214 215 216 217 218 PNIBL2 219 220 221 222 223 224 224 225 227 POST1	SECT ## LA LAXRAYLYXRAYEXRAYE SENDON SIND CHIESEN SIND CHIESEN SENDAL CHIESEN SEN	OR FORMAT ***********************************	** ** ** ** *FIRST CONVERT TO 6 BIT NIEBLES .INIT CHECK SUM .GET ENCODED BYTE .REPLACE WITH 6 BIT EQUIV :LOOP UNTIL DONE WITH NIBBLE BUFFER 2 .NOW Y=0 .DO THE SAME WITH . NIBBLE BUFFER 1 .DO ALL 236 BYTES .MAKE SURE CHECK SUM MATCHES .BETTER BE ZEFU! .ANTICIPATE EPROF .BRANCH IF IT IS .INIT NBUF2 INDEX
F311 F311: F311: F311: A0 55 F313: A9 00 F315: BE 02 03 F318: 99 02 03 F318: 99 02 03 F31E: 88 F31F: 10 F4 F321: C8 F322: BE 00 02 F325: 5D 00 F3 F328: C8 F320: D0 F4 F320: D0 F4 F320: D0 F4 F330: 5D 00 F3 F3333: 38 F334: D0 16 F334: D0 16 F336: A2 56 F338: CA	206 * 16 207 * 208 ******* 209 ** 210 POSTNIB 211 212 PNIRU1 213 214 215 216 217 218 PNIBL2 219 220 221 222 223 224 225 227 POST1 228 POST2	SECT ** D. CONTROL DESTRUCTION	OR FORMAT ***********************************	** ** ** ** ** ** ** ** ** ** *
F311 F311: F311: F311: / F311: A0 55 F313: A9 00 F318: 5D 00 F3 F318: 99 02 03 F316: 88 F31F: 10 F4 F321: C8 F322: BF 00 02 F328: C8 F328: C8 F320: D0 F4 F320: D0 F4 F320: D0 F4 F330: 5D 00 F3 F330: 5D 00 F3 F333: 38 F334: D0 16 F334: D0 16	206 * 16 207 * 208 ****** 209 * 210 POSTNIB 211 212 PNIRU1 213 214 215 216 217 218 PNIBL2 219 220 221 222 223 224 224 225 227 POST1	SECT ## LA LAXRAYLYXRAYEXRAYE SENDON SIND CHIESEN SIND CHIESEN SENDAL CHIESEN SEN	OR FORMAT ***********************************	****** *FIRST CONVERT TO 6 BIT NIEBLES *INIT CHECK SUM *GET ENCODED BYTE *REPLACE WITH 6 BIT EQUIV *LOOP UNTIL DONE WITH NIBBLE BUFFER 2 *NOW Y=0 *DO THE SAME WITH *NIBBLE BUFFER 1 **DO ALL 256 BYTES **MAKE SURE CHECK SUM MATCHES **BETTER BE ZEFO!* **ANTICIPATE EPROF **BRANCH IF IT IS **INIT NBUFZ INDEX **NBUF IDX \$55 TO \$0. **WRAPARQUIND IF NES
F311 F311 F311 / F311 AO 55 F313 AP 00 F315 BE 02 03 F318 5D 00 F3 F318 9P 02 03 F316 6B F317 10 F4 F321 C8 F322 BF 00 02 F325 5D 00 F3 F328 CB F320 DO F4 F320 DO F4 F330 5D 00 F3 F338 AP 90 F3 F334 DO 16 F336 A2 56 F338 A2 56 F338 BP 00 02 F338 BP 00 02 F338 BP 00 02	206 * 16 207 * ******* 208 ******* 209 * ******* 210 POSTNIB 211 212 PNIBL1 213 214 215 216 217 218 PNIBL2 219 220 221 222 223 224 225 226 227 POST1 228 POST2 229 230 231	SECT * II CONTRACTOR SECTION OF S	OR FORMAT I ******** OY #\$55 #\$0 NBUF2, Y DNIBL: NBUF2, Y PNIBLI MBUF1, Y DNIBL: PNIBL: PNIBL: PNIBL: PNIBL: PNIBL: PNIBL: NBUF1, Y PNIBL: PNIBL: NBUF1, Y PNIBL: NBUF1, Y NBUF1, Y NBUF2, X	****** .FIRST CONVERT TO 6 BIT NIEBLES .INIT CHECK SUM .GFT ENCODED BYTE .REPLACE WITH 6 BIT EQUIV :LOOP UNTIL DONE WITH NIBBLE BUFFER 2 .NOW Y=0 .DO THE SAME WITH . NIBBLE BUFFER 1 .DO ALL 256 BYTES .MAKE SURE CHECK SUM MATCHES .BETTER BE ZEFU! .ANTICIPATE EPROF .BEANCH IF IT IS .INIT NBUF2 INDEX .NBUF IDX \$55 TO \$0WRAPAROUND IF NEG
F311 F311: F311: F311: / F311: A0 55 F313: A9 00 F318: 5D 00 F3 F318: 99 02 03 F316: 88 F31F: 10 F4 F321: 08 F322: BF 00 02 F325: 5D 00 F3 F328: 08 F320: D0 F4 F320: D0 F4 F330: 5D 00 F3 F331: 38 F334: D0 16 F336: A2 56 F339: 30 FB F338: B9 00 02 F338: 5F 02 03 F338: 5F 02 03	206 * 16 207 * ******* 208 ******* 209 * * * * * * * * * * * * * * * * * * *	C # ID LAXRAYLYXRAYEXRGEXXIARD DOTT BLUESTENDORN DOBLIES BLUES BLU	OR FORMAT ***********************************	****** *FIRST CONVERT TO 6 BIT NIEBLES *INIT CHECK SUM *GET ENCODED BYTE *REPLACE WITH 6 BIT EQUIV *LOOP UNTIL DONE WITH NIBBLE BUFFER 2 *NOW Y=0 *DO THE SAME WITH *NIBBLE BUFFER 1 **DO ALL 256 BYTES **MAKE SURE CHECK SUM MATCHES **BETTER BE ZEFO!* **ANTICIPATE EPROF **BRANCH IF IT IS **INIT NBUFZ INDEX **NBUF IDX \$55 TO \$0. **WRAPARQUIND IF NES
F311 F311 F311 / F311 AO 55 F313 AP 00 F315 BE 02 03 F318 5D 00 F3 F318 9P 02 03 F316 6B F317 10 F4 F321 C8 F322 BF 00 02 F325 5D 00 F3 F328 CB F320 DO F4 F320 DO F4 F330 5D 00 F3 F338 AP 90 F3 F334 DO 16 F336 A2 56 F338 A2 56 F338 BP 00 02 F338 BP 00 02 F338 BP 00 02	206 * 16 207 * 208 ******* 209 * 210 POSTNIB 211 212 PNIRU1 213 214 215 216 217 218 PNIBL2 219 220 221 222 223 224 225 226 227 POST1 228 POST2 229 230 231 232 233 234	CONTRACTOR OF THE CONTRACT OF	OR FORMAT OY #\$55 #\$0 NBUF2, Y DNIDL: X NBUF2, Y PNIBL1 NBUF1, Y PNIBL2 CKSUM DNIBL: X POSTERR #\$56 POST1 NBUF2, X A NBUF2, X A NBUF2, X	** ** ** ** ** ** ** ** ** **
F311 F311 F311 / F311 A0 55 F313 A9 00 F315 BE 02 03 F318 5D 00 F3 F318 79 02 03 F316 88 F31F 10 F4 F321 C8 F322 BC 00 02 F325 5D 00 F3 F328 C8 F328 C9 F328 C9 F328 C0 F4 F328 A6 96 F330 5D 00 F3 F333 38 F334 D0 16 F336 A2 F336 A2 F337 CA F338 B9 00 02 F338 5D 00 F3 F338 SD 00 O2 F338 SD 00 O2 F338 SD 00 O2 F338 SD 00 O2 F338 SD 00 O3 F341 SD 02 O3 F341 SD 02 O3 F345 SD 02 O3	206 * 16 207 * 208 ****** 209 * 210 POSTNIB 211 212 PNIRL1 213 214 215 216 217 218 PNIBL2 220 220 221 222 223 224 225 227 POST2 229 230 231 232 234 235	C * LAXRAYLYXRAYEXRGEXXIARLRLASE * LAXRAYLYXRAYEXRGEXXIARLRLASDBTCESTROBLLESBLUBLLRST	OR FORMAT ***********************************	** ** ** ** ** ** ** ** ** **
F311 F311 F311 / F311 AO 55 F313 AP 00 F315 BE 02 03 F318 5D 00 F3 F318 9P 02 03 F318 08 F31F 10 F4 F321 C8 F322 BE 00 02 F325 5D 00 F3 F328 PP 00 02 F328 CB F328 CD F4 F328 A6 96 F330 5D 00 F3 F333 38 F334 D0 16 F336 A2 56 F339 30 FB F338 BP 00 02 F338 5E 02 03 F341 2A F342 5E 02 03 F342 CB	206 * 16 207 * 208 ******* 209 * 210 POSTNIB 211 212 PNIRU1 213 214 215 216 217 218 PNIBL2 219 220 221 222 223 224 225 226 227 POST1 228 POST2 229 230 231 232 233 234	CONTRACTOR OF THE CONTRACT OF	OR FORMAT OY #\$55 #\$0 NBUF2, Y DNIDL: X NBUF2, Y PNIBL1 NBUF1, Y PNIBL2 CKSUM DNIBL: X POSTERR #\$56 POST1 NBUF2, X A NBUF2, X A NBUF2, X	** ** ** ** ** ** ** ** ** **
F311 F311 F311 F311 F311 F311 F311 F311	206 * 16 207 * 208 ******* 209 ******* 210 POSTNIB 211 212 PNIRU1 213 214 214 215 216 217 218 PNIBL2 219 220 221 222 223 224 227 POST1 228 POST2 227 200 231 232 233 234 235 237 238	C * LAXRAYLYXRAYEXRGEXXIARLAYEG SE * 6 DDOTEPNDOTNNOUENDEMDEGOTNNO ILLESODBILLESIBLDEMLERSINNO 1 * 11	OR FORMAT OR FORMAT A STATE OR MATE A	** ** ** ** ** ** ** ** ** **
F311 F311: F311: / F311: A0 55 F313: A9 00 F318: 5D 00 F3 F318: 99 02 03 F316: 88 F31F: 10 F4 F321: C8 F322: BF 00 02 F325: 5D 00 F3 F328: C8 F320: D0 F4 F320: D0 F4 F320: D0 F4 F330: 5D 00 F3 F331: 38 F334: D0 16 F338: 38 F334: D0 16 F338: 5E 02 03 F341: 2A F342: 5E 02 03 F341: 2A F342: 5E 02 03 F345: 2A F349: D0 ED F348: 18 F340: D0 ED	206 * 16 207 * 208 ******* 209 ******* 210 POSTNIB 211 212 PNIRU1 213 214 215 216 217 218 PNIBL2 219 220 221 222 223 224 225 226 227 POST1 228 227 230 231 232 232 234 235 237 238 237 238 239 239 239 239 239 239 239 239 239 239	C * LAXRAYLYXRAYEXRGEXXIARLAYEGU SE * 6 DDOTENDORNOUSENDEMDENDETNNLOUSOTNNLOUSOTNNLOUSOBLDBULRGENDECE	OR FORMAS OR FORMAS H######## OY ##55 ##0 NBUF2, Y PNIBL1 NBUF1, Y PNIBL1 NBUF1, Y PNIBL2 CK5UM DNIBL X POSTERR ##56 POST1 NBUF2, X A NBUF2, X A NBUF2, Y POST2 #	** ** ** ** ** ** ** ** ** **
F311 F311 F311 F311 F311 F311 F311 F311	206 * 16 207 * 208 ******* 209 ******* 210 POSTNIB 211 212 PNIRU1 213 214 214 215 216 217 218 PNIBL2 219 220 221 222 223 224 227 POST1 228 POST2 227 200 231 232 233 234 235 237 238	C * LAXRAYLYXRAYEXRGEXXIARLAYEGU SE * 6 DDOTENDORNOUSENDEMDENDETNNLOUSOTNNLOUSOTNNLOUSOBLDBULRGENDECE	OR FORMAT OR FORMAT I ***********************************	****** .FIRST CONVERT TO 6 BIT NIRBLES .INIT CHECK SUM .GFT ENCODED BYTE .REPLACE WITH 6 BIT EQUIV :LOOP UNTIL DONE WITH NIBBLE BUFFER 2 .NOW Y=0 .DO THE SAME WITH .NIBBLE BUFFER 1 .DO ALL 256 BYTES .MAKE SURE CHECK SUM MATCHES .BETTER BE ZEFO! .ANTICIPATE EPROF .BRANCH IF IT IS .INIT NBUF2 INDEX .NBUF IDX \$55 TO \$0WRAPAROUND IF NES .SHIFT 2 BITS FROM .CURRENT NBUF2 NIBL .INTO CURRENT NBUF1 .NIBL .BYTE OF USER DATA .NEXT USER BYTE
F311 F311 F311 F311 F311 F311 F311 F311	206 * 16 207 * 208 ******* 209 ******* 210 POSTNIB 211 212 PNIRL1 213 214 215 216 217 218 PNIBL2 220 221 222 223 224 225 227 228 227 228 227 228 227 228 227 228 227 228 227 230 231 232 231 232 231 232 231 233 234 235 236 237 238 239 239 239 239 239 239 239 239 239 239	C * LAXRAYLYXRAYEXRCEXXIARLAYECUA SE * DDOTENDORNDORNDENDENDENDENDENDENDENDENDENDENDENDENDEN	OR FORMAS OR FORMAS IN THE PROPERTY OF THE PROPERTY O	** ** ** ** ** ** ** ** ** **

```
4,383,296
                        43
                         245 *************
 F355:
 F355:
                         246 *
 F355
                         247 *
                                       6-BIT TO 7-BIT
 F1355:
                         248 * NIBL CONVERSION TABLE
 F355:
                         249 *
 F355:
                         250 ####################
 F355:
                        251 *
                                     CODES WITH MORE THAN
                        252 *
 F355
                        253 * ONE PAIR OF ADJACENT
 F355
                      254 * ZEROES OR WITH NO
 F355:
                      255 * ADJACENT ONES (EXCEPT *
 F355
                      256 *
                                       37) ARE EXCLUDED.
 F355:
                       257 *
 F355:
                        258 **************
 F355:
F355: 96 97 9A 259 NIBL DFB $96, $97, $9A
F358: 98 9D 9E 260 DFB $9B, $9D, $9E
F35B: 98 A6 A7 261 DFB $9F, $A6, $A7
F35E: AB AC AD 262 DFB $AB, $AC, $AD
F361: AE AF B2 263 DFB $AE, $AF, $B2
F364: B3 B4 B5 264 DFB $B3, $B4, $B5
F367: B6 B7 B9 265 DFB $B6, $B7, $B9
F36A: BA BB BC 266 DFB $BA, $BB, $BC
F36D: BD BE BF 267 DFB $BD, $BE, $BF
F370: CB CD CE 268 DFB $CB, $CD, $CE
F373: CF D3 D6 269 DFB $CF, $D3, $D6
F376: D7 D9 DA 270 DFB $D7, $D9, $DA
F379: DB DC DD 271 DFB $D7, $D9, $DA
F379: DB DC DD 271 DFB $DF, $E5
F37F: E6 E7 E9 273 DFB $E6, $E7, $E9
F388: EA EB EC 274 DFB $E6, $E7, $E9
F388: F2 F3 F4 276 DFB $EA, $EB, $EC
F388: F2 F3 F4 276 DFB $F2, $F3, $F4
F398: F5 F6 F7 277 DFB $F5, $F6, $F7
F38E: F9 FA FB 278 DFB $FC, $FD, $FE
F394: FF
 F355: 96 97 9A 259 NIBL DFB $96,$97,$9A
                                            DFB $FF
 F394: FF
                         280
                         282 **************
 F395:
                         283 *
 F395:
                                         7-BIT TO 6-BIT
 F 395
                         284 *
                                      'DENIBLIZE' TABL
 F195
                         285 *
 F1395.
                         286 *
                                     (16-SECTOR FORMAT)
                         287 *
 F395.
                                         VALID CODES
 F395:
                         288 *
                         289 *
                                        $96 TO $FF ONLY.
 F395.
 F395
                         290 ×
 F395
                         291 *
 F395
                         292 * CODES WITH MORE THAN
 F395:
                         293 * ONE PAIR OF ADJACENT
                         294 *
                                    ZERDES OR WITH NO
 F395:
                                    ADJACENT DNES (EXCEPT *
                         295 *
 F395.
                         296 *
                                    BIT 7) ARE EXCLUDED
 F395
                       297 美数法公司的特殊法法法法法法法法法法法法法法法法
 E395
                                                                       ONE BYET LEFT OVER
                       298
                                            BRK
 F395, 00
                         299 DNIBL EQU REGRWTS+$300
 F300.
                                     DFB $00,$01,$98
 F396 00 01 98
                         300
                                           DFB $99, $02, $03
 F399, 99 02 03 301
```

```
4,383,296
                                                                             48
                       47
F400:
                    363 *
                    364 *
                              PRIOR HOLDS PRIOR
F400:
                                 HALFTRACK IF SEEK
F400:
                    365 *
                                 WAS REQUIRED
F400:
                    366 *
                    367 *
F400:
F400:
                    368 * MONTIMEL AND MONTIMEH *
                              ARE INCREMENTED BY
                    369 *
F400:
                    370 *
F400:
                                 THE NUMBER OF
                                 100 USEC QUANTUMS
                    371 *
F400:
                    372 *
                                 REQUIRED BY SEEK
F400:
                    373 *
                                 FOR MOTOR ON TIME
F400:
                    374 *
                                 OVERLAP.
F400:
                    375 *
F400:
                    376 * --- VARIABLES USED --- *
F400:
                    377 *
F400:
F400:
                   378 * CURTRK, TRKN, COUNT,
                   379 *
                                 PRIOR, SLOTTEMP
F400:
                    380 *
                                 MONTIMEL, MONTIMEH
F400:
                    381 *
F400:
                    382 **************
F400:
F400:85 9E 383 SEEK STA TRKN ; SAVE TARGET TRACK
F402:C5 8C 384 CMP CURTRK ; ON DESIRED TRACK?
F404:F0 42 385 BEQ SETPHASE ; YES, ENERGIZE PHASE AND RETURN
F406:A9 00 386 LDA #$0
                    386
387
                                   STA TRKONT / HALFTRACK COUNT.
F408:85 95
                    388 SEEK2 LDA CURTRK ; SAVE CURTRK FOR
F40A: A5 BC
F40C:85 9D
                    389
                                    STA PRIOR

    DELAYED TURNOFF.

                                    SEC
F40E: 38
                     390
                                  SBC TRKN ; DELTA-TRACKS.
BEG SEEKEND ; BR IF CURTRK=DESTINATION
F40F: E5 9E
                     391
                    392
F411: F0 31
                    #$FF CALC TRKS TO GO

395 INC CURTRK INCR CURRENT TRACK (IN)
396 BCC MINTST (ALWAYS TAKEN).
397 OUT ADC #$FE , CALC TOTT
398 DEC CURTY
F413: BO 06
F415:49 FF
F417/E6 8C
F419:90 04
F41B 69 FE
F41D C6 8C
               378
399 MINTST
400
401
                                                        DECR CURRENT TRACK (OUT)
F41F C5 95
                     399 MINTST CMP
                                           TRKCNT
                                    BCC MAXTST
                                                         AND TRKS MOVED
F421.90 02
F423 A5 95
                                    LDA
                     402 MAXTST CMP #$9
F425, C9 09
                     403 BCS
404 STEP TAY
F427 BO 02
                                                        JIF TRECNTIAS LEAVE Y ALONE (Y=#8)
                                    BCS STEP2
F429 A8
                                                        FELSE SET ACCELERATION INDEX IN Y
                                   SEC
F42A 38
                     405
                    405 SEC

406 STEP2 JSR SETPHASE

407 LDA ONTABLE, Y , FOR 'ONTIME'

408 JSR MSWAIT (100 USEC IN'

409 LDA PRIOR

410 CLC , FOR PHASEOFF

411 JSF CLRPHASE TURN OFF PRIOR

412 LDA OFFTABLE, Y THEN WAIT (100 USEC INTENTION OFFTABLE)

413 JSR MSWAIT (100 USEC INTENTION OFFTABLE)

414 INC TRKCNT 'TRACKS MOVED'

415 BNE SEEK2 (ALNAYS TAKEN)

416 SEEKEND JSR MSWAIT ; SETTLE 25 MSE
F42B 20 48 F4
F42E B9 67 F4
F431.20 56 F4
                                                         (100 USEC INTERVALS)
F434 A5 9D
                                 CLC FOR PHASEGEF
USG CLRPHASE TURN OFF PRIOR PHASE
LDA OFFTABLE, Y THEN WAIT OFFTIME (
USG MSWAIT (100 USEC INTERVALS)
INC TRKCNT (TRACKS MOVED COUNT.
BNE SEEK2 (ALWAYS TAKEN)
ND USG MSWAIT (SETTLE 25 MSEC
CLC (SET FOR PHASE OFF
F436 18
F457 20 4A F4
F43A B9 70 F4
F43D, 20, 56, F4
F440 E6 95
F442 D0 C6
                    416 SEEKEND USR
417 CLC
F444 ZO 56 F4
F44 18
                    418 SETPHASE LDA CURTRK GET CURRENT TRACK
F448 A5 80
F44A: 29 03 .
                    419 CLRPHASE AND #3 /MASK FOR 1 DF 4 PHASES
                                                        DOUBLE FOR PHASEON/OFF INDEX
F44C RA
                    420 ROL A
E 140 CT 91
                    4-11
                                    ORA IBOLOT
                    4.27:
                                    TAX
CHAP AA
                                    LDA PHASEOFF, X : TURN ON/OFF ONE PHASE
F450 BD 80 CG 420
F453. A6 81 424 425 SEEKRTS RTS
                                    LDX IBSLOT RESTORE X-REG
                                                         AND RETURN
                   - 427 特别《公安斯特特特特特特特尔公安斯特特特特特特
Fair.
F456
                    428 *
                               MSWALT SUBROUTINE
                    48.4
F456
                    ALCONOMIC
```

	4,383,296 50	
r are	[4][] 【 · · · · · · · · · · · · · · · · · ·	
F 456	432 ★	
F456	433 * DELAYS A SPECIFIED *	
F-4456	404 * NUMBER OF 100 USFC *	
F 4156s	APP & INTERVALS FOR MOTOR &	
5 4 5 m	ARE TIMILE	
4.45cm	437 m	
F456	438 4 ON ENTRY >	
F 4 5 6	439 4	
E 45石	440 * A-MEG HOLDS NUMBER	
· Art	AND A DECEMBER OF THE SECOND O	
5 46 15 A	442 W INDEPOS TO	
t dig	Add to the DELAY	
1456	444 4	
F-456.	445 * # *	
5.15.5	444 *	
24 (1)	421 S. A. REG. HOLES \$63	
	410 + 1 100 HG. (S #0/	
	ALL SELVENTAL SERVICES	
	450 * CARRY GET	
· · · · · · · · · · · · · · · · · · ·	4.01 *	
	ATE * MEINTIMEL MENTIMEN *	
* ** * * * *	R APP (MARKET) EL MALE A	
	454 a Story In Co. C. Hill Chicken	
•	◆20 × 10 00 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	
- 115.	A Company of the Comp	
11	407 4 ASSUMCS 8	
n en en en Histologie	· · · · · · · · · · · · · · · · · · ·	
n en de Statistica	- 17 - 17 - 17 - 17 - 17 - 17 - 17 - 17	
P 5		
	ର । ବିଧାର ଓ ଓ । ସଂଗ୍ରୀ ଓ ବିବାର ଓ ଓ ଓ ଓ ସଂସ୍କ୍ର ନ୍ୟ ଓ ଅନ୍ତର୍ଥ କଥା । ଅନ୍ତର୍ଶ ଓ ଅନ୍ତର୍ଶ ଓ ଅନ୍ତର୍ଶ ଓ ଅନ୍ତର୍ଶ ଓ ଅନ୍ତର୍ଶ ଓ ଅନ୍ତର୍ଶ ଓ	
	464 MSNATT (LD) ##11	
1476 A 2 11	SELE MORE DE COMPANY DE CAY HA MISEC	
taja ja Ciron no um		
ERNO DO ED		
inabij Edinový Someto M		
Tato B St.		
・200日 と し、4名		
	45명 ME 46 SEC ##1 DOME NO INTERVACO	
- 年を記り直発 (5.1)		
•		
်န်က ာ စီး	AND THE STATE OF T	
Cally W		
	474 **************	
F467:	475 *	
F467	476 * PHASE ON-, OFF-TIME *	
F467:	477 * TABLES IN 100-USEC *	
F46"	478 * INTERVALS. (SEEK.) . *	
F467:	479 * *	
F467:	480 ************	
	481 ONTABLE DFB 1,\$30,\$28	
F46A 24 20 1E	482 DFB \$24,\$20,\$1E	
F46D: 1D 1C 1C	483 DFB \$1D, \$1C, \$1C	
F470:70 20 26	484 OFFTABLE DFB \$70, \$20, \$26	
F473: 22 1F 1E	485 DFB \$22,\$1F,\$1E	

	51	4,383,296	52
F479:86 83	488 BLOCKIO	STX IBTR	K
F47B: AO 05	489	LDY #\$5	
F47D 48	490	PHA	· · · · · · · · · · · · · · · · · · ·
F47E 0A	491 TRKSEC	ASL A	
F47F 25 83	492	ROL IBTR	K
F481:88	493	DEY	
F482: DO FA	494	BNE TRKS	FC
F484 68	495	PLA	
F485: 29 07	495	AND #\$7	
F487 A8	497	TAY	
F488 B9 A0 F4	498		ABL, Y
	499	STA IBSE	
F48B:85 84 F48D:20 00 F0	500	JSR REGR	
	501	BCS GUIT	
F490: B0 0B	502		FP+1
F492: E6: 85		INC IBSE	
F494 E6 84	503		
F495 E5 84	504		
F498 20 00 F0	505		PFP+1
F49B C6 86	505		
F49D A5 88	507 QUIT	LDA IBST	m.
F 49 F. 60	508	RTS	
F4AŬ.	509 *	FT/DS 7 W	
F4AO	510 SECTABL	HOU A	· A ±C
F4A0.00 04 08	511		64,\$8 :1 **
F4A3 00 01 05	512		61, \$5 .n
F4A6 09 0D	513	DFB \$9,4	• U
F-445	514 *		
	6 * * * * * * * *	* * * * * *	* * *
		READ ROUTINE	*
	9 *		*
-	20 * * * * * * *	* * * * * * *	* * * ITOU #
· ···-	="-	COUNT DOWN F	*
	23 *	2011 / 311112	*
	24 ★ EXIT ACC=	TIMER HIGH I	BYTE *
-		TIMER LOW BY	
		r CLEAR	* *
	27 * 28 * IF CARRY	SET, ROUTINE	
· · · · · -		NTERUPTED &	★
F4A9 53		ARE INVALID	₽÷
	31 * * * * * * *	* * * * *	* * *
	32 * 33 TIMLATCH EQU 1	seen9	•
		\$FFD8	
= =		\$FFD9	
		\$C066	
	37 * 38 ANALOG EGU :	• ; C;	ARRY SHOULD BE SET!
,			START THE TIMER!
• • • • • • •		INTERUPT	
F4A5, 2D 65 CJ - 54	• •		WAIT FOR ONE OR THE OTHER TO GO LOW
	· -	ANLOG1	WAY IT REALLY THE UDYSTICK?
	• • •		NOPE, FORGET IT
	45 CLC		TIME'S A SLIP SLIDIN AWAY
			OW, WHAT TIME IS IT?
F480 AC DB FF 54		TIMERIL	TIME HAD HALTD!
	- · ·		TIME WAS VALID' HI BYTE CHANGED
	49 LDA 50 GOODTIME RTS	rimerih ;	III Dile Comitoes
*** SUCCESSFUL A		RS	
•			

	4 ,383,2	296 54	
		F119 ALLOFF	PF4A8 ANALDG
FOE9 ALDONE!	FOEO ALLDONE PF479 BLOCKIO	9B BUF	F12D CHKDRV1
F4AB ANLOG1	F13D CKDRTS	96 CKSUM	F44A CLRPHASE
F12B CHKDRV	FOCZ CORRECTSECT	PROBE CORRECTVOL	95 COUNT
FO50 CONWAIT 97 CSSTV	97 CSUM1	89 CSUM	BC CURTRK
F300 DNIBL	FO31 DRIVSEL	COBA DRVOEN	85 DRVOTRK
COSB DRVIEN	FOE5 DRVERR	F13E DRVINDX	FO3D DRVWAIT
EO DYMOT	FFDF ENVIRON	9F ENVTEMP	?FOAO GDCAL1
PFOA1 GOCAL	F404 GOODTIME	PF116 GOSEEK	FIBA GOSERV
FOES HNDLERR	80 HRDERRS	85 IBBUFP	87 IBCMD 7 83 IBRERR
82 IBDERR	92 IBDRVN	80 IBNODRV	9 83 IBRERK 88 IBSTAT
84 IBSECT	81 IBSLOT	89 IBSMOD	FFEF INTERUPT
83 IBTRK	81 IBWPER	8B IMASK 95 LAST	F425 MAXTST
SA IOBPDN	CO66 JOYRDY	99 MONTIMEL	FO4E MOTOF
F41F MINTST	9A MONTIMEH CO89 MOTORON	F458 MSW1	F461 MSW2
COBB MOTOROFF F456 MSWAIT	F105 MYSEEK	0200 NBUF1	0302 NBUF2
F355 NIBL	PF060 NODRIVERR	FORB NOINTR1	FOF3 NDINTR2
F2AC NOWRITE	F11B NXOFF	F470 OFFTABLE	FO44 DK
80 DNEMEG	F467 ONTABLE	F41B OUT	COBO PHASEOFF
70081 PHASEON	20081 PHASON	PCOBO PHSOFF	F315 PNIBL1
F322 PNIBL2	F336 POST1	F338 FOST2	F34C POSTERR
F311 POSTNIB16	FRCA PRENIB1	F2C6 PRENIB16	?F2E7 PRENIB2 COBD Q6H
F2E4 PRENIB3	F2F8 PRENIB4	9D PRIOR	F49D QUIT
COSC 46L	COSF 97H	COSE Q7L	F16B RD4
F14D RD1	F157 RD2	F162 RD3 F192 RD6	F1A5 RD7
F17E RD5A	F17D RD5	F102 RDA2	F1DD RDA3
FIAF RDS	F1C8 RDA1 F1F2 RDA5	F204 RDA6	F20E RDA7
FIEA RDA4	F1E8 RDAFLD	FICD RDASN1	F1C1 RDASYN
F1BD RDADR16 F19D RDCKSUM	F188 RDERR	F217 RDEXIT	FOAT RDRIGHT
F148 READ16	FOOO REGRWTS	93 RETRYCHT	F152 RSYNC1
F14A RSYNC	FORB RITRK	F4AO SECTABL	98 SECT
OF106 SEEK1	F40A SEEKS	94 SEEKONT	F400 SEEK
F444 SEEKEND	PF455 SEEKRTS	F2B3 SERVICE	F34C SET1MEG
F448 SETPHASE	F125 SETTRK	F354 SEV	F42B STEP2 FFD8 TIMER1L
PF429 STEP	97 TEMP	FFD9 TIMER1H	9E TRKN
FFD9 TIMLATCH	99 TRACK	95 TRKCNT FO86 TRYADR2	FO7F TRYADR
99 TRKN1	F47E TRKSEC	7F TWOMEG	9A VOLUME
FOZB TRYTRK2	F065 TRYTRK F271 WDATA2	F281 WDATA3	F218 WEXIT
F256 VRYFRST	F26A WMIDLE	PEZBE WNIBL	F2BD WNIBL7
F24E WINTRPT F2BC WNIBL9	F267 WNTRPT1	F295 WRCKSUM	F219 WRITE16
FOF9 WRIT	7F223 WRT1	F258 WRTFRST	F230 WSYNC
7F TWOMEG	80 IBNODRY	80 HRDERRS	BO DNEMEG
81 IBSLOT	81 IBWPER	82 IDDERR	82 IBDRVN
9 83 IBRERR	83 IBTRK	84 IBSECT	85 DRVOTRK
85 IBBUFP	87 IBCMD	88 IBSTAT	89 CSUM
89 IBSMOD	8A IOBPDN	8B IMASK	BC ÇURTRK 95 TRKCNT
93 RETRYCHT	94 SEEKCNT	95 LAST 97 CSSTV	97 CSUM1
95 COUNT	96 CKSUM	99 MONTIMEL	99 TRKN1
97 TEMP	98 SECT 9A MONTIMEH	9A VOLUME	9B BUF
99 TRACK	9E TRKN	9F ENVTEMP	EO DYMOT
9D PRIOR	0302 NBUF2	COES JOYRDY	?COBO PHSOFF
0200 NBUF1 COBO PHASEOFF	2081 PHASON	2081 PHASEON	COBB MOTOROFF
COBO MATORON	COBA DRVOEN	?COBB DRV1EN	COBC GAL
COBD G9H	COBE G7L	COBF G7H	FOOO REGRWTS
FO31 DRIVSEL	FOOD DRVWAIT	FO44 DK	FO4E MOTOF
FOSO CONWAIT	?FOGO NODRIVERR	FO65 TRYTRK	FO7B TRYTRK2 ?FOAO GOCAL1
FO7F TRYADR	FO86 TRYADR2	FORB NOINTR1	?FOBF CORRECTVOL
PFOA1 GDCAL	FOAT RDRIGHT	FODB RTTRK FOE5 DRVERR	FOEB HNDLERR
FOC7 CORRECTSEC	T FOEO ALLDONE	FOF9 WRIT	F105 MYSEEK
FOE9 ALDONE1	FOF3 NOINTR2 ?F116 GOSEEK	F119 ALLOFF	F11B NXOFF
%F106 SEEK1 F125 SETTRK	F12B CHKDRV	F12D CHKDRV1	F13D CKDRTS
I IEU OEFINN	 		

```
4.383,296
                                                                                                                              56
                                               F148 READ16 F14A RSYNC
F157 RD2 F162 RD3
F17E RD5A F192 RD6
                                                                                                                                          F14D RD1
   F13E DRVINDX
                                                                                                                                          F16B RD4
   F152 RSYNC1
F17D RD5 F17E RD5A F192 RD6
F1A5 RD7 F1AF RD8 F1B8 RDERR
F1BD RDADR16 F1C1 RDASYN F1C8 RDA1
F1D2 RDA2 F1DD RDA3 F1E8 RDAFLD
F1F2 RDA5 F204 RDA6 F20E RDA7
F218 WEXIT F219 WRITE16 ?F223 WRT1
F24E WINTRPT F256 VRYFRST F258 WRTFRST
F26A WMIDLE F271 WDATA2 F281 WDATA3
F2AC NOWRITE F283 SERVICE F28C WNIBL9
F28F WNIBL F2C6 PRENIB16 F2CA PRENIB1
F2E7 PRENIB2 F2F9 PRENIB4 F300 DNIBL
F315 PNIBL1 F322 PNIBL2 F336 POST1
F34C POSTERR F34C SET1MEG F354 SEV
F400 SEEK F40A SEEK2 F41B OUT
F425 MAXTST ?F429 STEP F42B STEP2
F448 SETPHASE F44A CLRPHASE ?F455 SEEKRTS
F458 MSW1 F461 MSW2 F467 ONTABLE
F479 BLOCKIO F47E TRKSEC F49D QUIT
FF4AB ANALOG F4AB ANLOG1 F4C4 GOODTIME
FFD9 TIMLATCH FFD9 TIMER1H FFDF ENVIRON
G0C0 C
                                                                                                                                       F19D RDCKSUM
   F17D RD5
                                              F17E RD5A
                                                                                                                                      F1BA GOSERV
                                                                                                                                    F1CD RDASN1
F1EA RDA4
F217 RDEXIT
                                                                                                                                       F230 WSYNC
                                                                                                                                     F267 WNTRPT1
                                                                                                                                       F295 WRCKSUM
                                                                                                                                         F2BD WNIBL7
                                                                                                                                       F2E4 PRENIB3
                                                                                                                                     F311 POSTNIB16
F338 POST2
F355 NIBL
F41F MINTST
F444 SEEKEND
F456 MSWAIT
F470 OFFTABLE
                                                                                                                                        F4AO SECTABL
                                                                                          F4C4 GOODTIME FFD8 TIMER1L
FFDF ENVIRON FFEF INTERUPT
   0000
                                        4 WEARA DIAGNOSTIC TEST POUTINES
   00000.
   00000
                                         5 HDECEMBER 19,1979
   0.04
                                         7 * BY
   0000
                                         B *W BROEDMEN & R. LASHLEY
   0000
                                       10 *COPYRIGHT 1979 BY APPLE COMMUTER, INC
   0000.
                                       [][] 如我我女女女女女女女女女女女女女女女女女女女女女女女女女
   0000:
                                       13 ROM EQU $1 FOR RAM VETTION, 1 IF TRUELY ROM 14 MRPG EQU $0
   0001:
   0000:
                                    15 ZRPG1 EQU $10
   0010:
                                     16 PYRLS EQU 2RPG1+B
    0018.
                                     : PTRH1 EQU ZAPG1+7
.0 SNK EGU ZAPG1+$A
19 18CMD EGU $87
    0019.
    001A:
    0087:
                                       20 IBBUFP EGU #85
                           20 1850FF EGU $670
21 PREVTRK EGU $71
22 BLOCKIO EGU $6479
23 CV EGU $5D
24 E180 ETU $FF
25 INNK EGU $1400+PTRHI
26 PHP EGU $1800+ZRPG1
27 KYPD EGU $0008
29 K8D8TRB EGU $0008
29 K8D8TRB EGU $0058
31 ADRS EGU $0050
33 TXTMD EGU $0051
34 ADTO EGU $0051
34 ADTO EGU $0051
35 DISKOFF EGU $0000
36 ACIAST EGU $00F1
37 ACIAOM EGU $00F2
38 ACIACN EGU $00F3
39 SLT1 EGU $0000
41 SLT3 EGU $0300
42 SLT4 EGU $0000
                                       E: PREVIRK EQU #91
    الأهابات
    3085
    1419.
    1810:
    0000:
    0009
    00101
    0056
    CO47
    0051.
    රටරය.
    copo
     COFI
    COFR:
    COF3:
     0100:
     CECOL
                                    42 SLT4 EGU ¥0400
     0400
                                  43 EXPROM EQU SCFFF
44 ZPREG EQU SFFDO
     FFDO:
                                        45 SYSD1 EQU $FFDF
     FEDE:
```

```
Apple /// Computer Information • Apple /// Level 2 Service Reference Manual
                                  4,383,296
                                                         58
                  57
                46 SYSD2
                           EGU
                                $FFD2
FFD2:
                                $FFD3
                47 SYSD3
                           EQU
                48 SYSE0
                                $FFE0
                           EQU
FFEO:
                49 BNKSW
                                $FFEF
FFEF.
                           EQU
FFE2
                50 SYSE2
                            EQU
                                $FFE2
                51 SYSE3
                            EQU
                                $FFE3
FFE3:
                            EQU #FC25
FC25:
                52 COUT
                53 CROUT1 EQU #FD07
FDO7:
                54 KEYIN
                            EQU SFDOF
FDOF:
FBC7:
                55 SETCVH EQU
                               $FBC7
                56 CLDSTRT EQU
                                $FD98
FD98:
FD9D:
                57 SETUP EQU
                                $FD9D
                58 MONITOR EQU
F901
0000
                59 *
---- NEXT OBJECT FILE NAME IS DIAG. OBJ
                60
                            DRG
                                $F4C5
                61 RAMTBL DFB $0, $81, $82, $8A, $89, $10, $0, $13
F4C5: 00 B1 B2
F4C8: BA B9 10
F4CB: 00 13
                62 CHPG
                            EQU
F4CD:
                                 'RAM'
F4CD: 52 41 CD
                63
                            DCI
F4DO: 52 4F CD
               64
                                 'ROM'
                            DOI
F4D3:56 49 C1
                65
                            DC I
                                 'VIA'
F4D6: 41 43 49
                            DCI
                                 'ACIA'
               66
F4D9: C1
               67
                                 'A/D'
F4DA: 41 2F C4
                          DCI
                                 'DIAGNOSTIC'
F4DD: 44 49 41
                68
                            DC I
F4E0: 47 4E 4F
F4E3: 53 54 49
F4E6: C3
                            DCI
F4E7: 5A DO
                69
                                 'RETRY'
F4E9: 52 45 54
                70
                            DCI
F4EC: 52 D9
                71 *
F4EE:
                72 * SETUP SYSTEM
F4EE:
F4EE:
                73 *
                74 *
F4EE:
                            LDA #$52+ROM
                                           TURN OFF SCREEN, SET 2MHZ SPEED
                75
F4EE: A9 53
                                SYSD1
                                           AND RUN OFF ROM
                76
                            STA
F4F0: 8D DF FF
F4F3: A2 00
                77
                           LDX
                                #$00
                                           SET BANK SWITCH TO ZERO
F4F5: 8E EO FF
                78
                           STX
                                SYSEO
                79
                                BNKSW
F4F8: BE EF FF
                           STX
                                 ZPREG
                                           AND SET ZERO PAGE SAME
F4FB: 8E DO FF
                80
                           STX
F4FE: CA
                81
                            DEX
                           STX
                                 SYSD2
                                           PROGRAM DDR'S
F4FF: 8E D2 FF
                82
                           STX
F502: 8E D3 FF
                83
                                 SYSD3
                            TXS
F505: 9A
                54
                            INX
                85
F506: E8
F507: A9 OF
                                #$0F
                පිර
                            LDA
                                SYSE3
F509:8D E3 FF
                            STA
              87
F50C: A9 3F
                88
                            LDA
                                 #$3F
                            STA
                                 SYSE2
#50E: 80 E2 FF
                89
                 90
                            LDY
                                 #$06
F511: AO 06
                91 DISK1 LDA
                                 DISKOFF, Y
F513: B9 D0 C0
                92
                            DEY
F516:88
F517:88
                93
                            DEY
F518: 10 F9
                94
                            BPL
                                DISK1
                95
F51A: AD 08 CO
                            LDA KEYBD
                                #$04
                96
                            AND
F51D: 29 04
F51F: D0 03
                97
                            BNE
                                 NXBYT
                 98
F521:40 89 F6
                            JMP
                                 RECON
F524:
                99 *
                100 * VERIFY ZERO PAGE
F524:
F524:
                101 *
```

	=0		4,383,296	
	59			60
F524: A9 01	102 MXBYT	LDA	#\$01	ROTATE A 1 THROUGH
F526: 95 00	103 NXBIT	STA	ZRPG, X	EACH BIT IN THE O PG
F528: D5 00	104	CMP	ZRPG, X	TO COMPLETELY TEST
F52A: DO FE F52C: OA	105 NOGOOD	BNE	NOGOOD	THE PAGE HANG IF NOGOGO
F52D: DO F7	106 107	ASL	A	TRY NEXT BIT OF BYTE
F52F: E8	108	BNE	NXBIT	UNTIL BYTE IS ZERO.
F530: DO F2	109	BNE	NXBYT	CONTINUE UNTIL PAGE IS DONE.
F532:	110 *		11/2/1	15 20,42.
F532: 8A	111 CNTWR	TXA		PUSH A DIFFERENT
F533: 48	112	PHA		BYTE ONTO THE
F534: E8	113	INX		STACK UNTIL ALL
F535: DO FB	114	BNE	CNTWR	STCK BYTES ARE FULL.
F537: CA	115	DEX		THEN PULL THEM
F538:86 18	116	STX	PTRLO	OFF AND COMPARE TO
F53A: 68	117 PULBT	PLA	n	THE COUNTER GOING
F53B: C5 18 F53D: DO EB	118 119	CMP	PTRLD	BACKWARDS. HANG IF
F53F: C6 18	120	BNE	NOGOOD PTRLO	THEY DON'T AGREE. GET NEXT COUNTER BYTE
F541: DO F7	121	BNE	PULBT	CONTINUE UNTIL STACK
F543: 68	122	PLA		IS DONE. TEST LAST BYTE
F544: DO E4	123	BNE	NOGOOD	AGAINST ZERO.
F546:	124 *			
F546:	125 * SIZE	THE ME	EMORY	
F546:	126 *			
F546: A2 08	127	LDX	#\$08	ZERO THE BYTES USED TO DISPLAY
F548: 95 10 F54A: CA	128 NOMEM 129	STA	ZRPG1, X	THE BAD RAM LOCATIONS
F54B: 10 FB	130	DEX BPL	NOMEN	EACH BYTE= A CAS LINE ON THE SARA BOARD.
F54D:	131 *	םייב	MONEN	UN THE SARA BUARD.
F54D: A2 02	132	LDX	#\$02	STARTING AT PAGE 2
F54F: 86 19	133 NMEM1	STX	PTRHI	TEST THE LAST BYTE
F551: A9 00	134	LDA	#\$00	IN EACH MEM PAGE TO
F553: AO FF	135	LDY	#\$FF	SEE IF THE CHIPS ARE
F555: 91 18	136	STA		THERE. (AVDID 0 & STK PAGES)
F557: D1 18	137	CMP		CAN THE DYTE BE O'D?
F559: F0 07	138	BEG	NMEM2	NO STAIR HUTCH CAR IT TO
F55B: 20 48 F7 F55E: 94 10	139 140	JSR STY	RAM ZRPG1,X	NO, FIND WHICH CAS IT IS. SET CORRES. BYTE TO FF
F560: A6 19	141	LDX	PTRHI	RESTORE X REGISTER
F562: EB	142 NMEM2	INX		AND INCREMENT TO NEXT
F563: E0 C0	143	CPX	#\$CO	PAGE UNTIL I/O IS REACHED.
F565: DO E8	144	BNE	NMEM1	
F567: A2 20	145	LDX	#\$20	THEN RESET TO PAGE 20
F569 EE EF FF	146	INC	BNKSW	AND GOTO NEXT BANK TO
F56C: AD EF FF	147	LDA	BNKSW	CONTINUE. (MASK INPUTS
F56F: 29 OF	148	AND	##0F	FROM BANKSWITCH TO SEE
F571:C9 03 F573:D0 DA	149	CMP BNE	#\$03	WHAT SWITCH IS SET TO)
F575: DO DA	150 151 *	PINE	NMEM1	CONTINUE UNTIL BANK '3'
F575:	152 * SETUP	SCREE	EN	
F575: 20 9D FD	153 ERRLP	JSR	SETUP	CALL SCRN SETUP ROUTINE
F578: A2 00	154	LDX	#\$00	SETUP I/O AGAIN
F57A: 8E E0 FF	155	STX	SYSEO	FOR VIA TEST
F57D: CA	156	DEX		PROGRAM DATA DIR
F57E: 8E D2 FF	157	STX	SYSD2	REGISTERS
F581:8E D3 FF	158	STX	SYSD3	
F584: A9 3F	159	LDA	#\$3F	
F586:8D E2 FF	160	STA	SYSE2	
F589: A9 OF F58B: 8D E3 FF	161 162	LDA STA	#\$OF SYSE3	
F58E: A2 10	163	LDX	#\$10	HEADING OF 'DIAGNSTICS' WITH
F590: 20 38 F7	164	JSR	STRUT	THIS SUBROUTINE
F593: A2 00	165 ERRLP1	LDX	#\$0 0	PRINT 'RAM'
F595:86 5D	166	STX	CV	SET CURSOR TO 2ND LINE
F597: A9 04	167	LDA	#\$04	SPACE CURSOR OUT 3

			4,383	.296	
	61		.,	,	62
F399: 20 C7 FB	168	JSR	SETCVH		=0 DN RETURN)
F99C: 20 38 F7		JSR	STRWT		SUBROUTINE
F59F: A2 07	170	LDX	#\$ 07	FUR BYTT	ES 7 - 0 IN
F5A1' F5A1:B5 10	171 RAMWT1 172	EQU LDA	* ZRPG1	X BUT EACH	H BIT AS A
F5A3: A0 08	173	LDY	#\$08	' ' OR	'1' FOR INDICATE BAD OR MISSING
F5A5: 0A	174 RAMWT2	ASL	Α		SUBROUTINE 'RAM' RAM
F5A6: 48	175	PHA			THESE BYTES
F5A7: A9 AE	176	LDA BCC	#\$AE RAMWT4		/ / TO ACC
F5A9 90 02 F5AB A9 31	177 178	LDA	#\$31		'1' TO ACC
F5AD 20 25 FC	179 RAMWT4	JSR	COUT	AND PRI	NT IT
F5B0 68	180	PLA		RESTOR	
F5B1 88	181	DEY	DAME TO		TATE ALL B
F5B2 DO F1	182	JSR	RAMWTE CROUT1		O END OF LINE
F584 20 07 FD F587 CA	183 184	DEX	CROOTI	oc.	
F588 10 E7	185	BPi.	RAMUT1		
F5BA:	186 *				
F5BA	187 * ZPG%5	TK TE	EST		
F5BA	188 → 189	TXS			
F5BA 9A F5BB 8C EF FF	190	STY	BNKSW		
F5BE 98	191 ZP1	TYA			
F5BF 8D DO FF	192	STA	ZPREG		
F5C2 85 FF	193	STA	STKO		
F504 C8	194	INY TYA			
₽505 98 ₽506 48	195 150	PHA			
F507 68	197	PLA			
F508: C8	198	INY			
F509 CO 20	199	CPY			
F508 DO F1	500	BNE			
FECD AO 00 FECE BO DO FE	201 200	LDY	##UU ZPREG		
F5D2 86 18	203	STX			
F5D4 EB	204 ZP2	INX			
F5D5 86 19	205	STX			
F507 8A	500	TXA		v.	
F508 D1 18 F50A:D0 06	207 208	BNE	PTRLOG	1	
F5DC EO 1F	209	CPX			
F5DE DO F4	210	BNE			
F5E0 F0 05	211	BEQ			THERE, BAD ZERO AND STACK
F5E2	212 ZP3	EQU LDX			IT 'ZP' MESSAGE
6562 AZ 1A 6564 CO 7B F7	213 214	USR			LAG (2MHZ MODE)
F5E7	215 *				
F5E7	216 * ROM T	EST	ROUTINE		
F5E7	217 *			CET DOI	NTERC TO
£557 A9 00	218 ROMTST 219	LDA		\$FQQQ	NTERS TO
F5E9 A8 F5EA A2 F0	550 514	Y.D.X		#1 300	
F5EC.85 18	221		PTRLO		
F5EE: 86 19	555		PTRHI	SET X T	
F5F0 A2 FF	223		#\$FF	FOR WIN COMPUTE ∀ (C	IDOWING I/O
6562 51 18 6564 64 19	-224 ROMTST1 -225	CPX			M BYTE,
FSF6: DO 04	226			OMTST2	WINDOW OUT
F5F8: CO 8F	227			98F	RANGES FFCO-FFEF
F5FA: DO 02	228			OMTST2	
F5FC: AO EF	229			\$\$EF	
		т Э		FFCF	
F5FE: C8	230 ROMTS) I 🕊		OMTET!	
F5FF: DO F1	231			ROMTSTI	
F601: E6 19	535			PTRHI	
F603: DO ED	233			ROMTST1	TEOT ACC ECO C
F605: A8	234		TAY		TEST ACC. FOR O
F606: F0 05	235			/IATST	YES, NEXT TEST
F608: A2 03	236		LDX #	 \$0 3	PRINT 'ROM' AND
F60A: 20 7B F7	237		JSR M	1ESSERR	SET ERROR
F60D:	238 *				

	4,383,296	
	63	64
	239 * VIA TEST ROUTINE	
F60D:	240 *	
F60D: 18		UP FOR ADDING BYTES
F60E: D8	242 CLD	
FOOF AD EO FF	243 LDA SYSEO MASK	
F612: 29 3F	244 AND ##3F AND S	TORE BYTE IN
F614:85 18 F616 AD EF FF		R. LOCATION
F619.29 4F		OFF INPUT BITS DD TO STORED
F61B: 65 18	248 ADC PTRLO BYTE	IN TEMP. LOC.
F61D 6D DO FF	248 ADC PTRLO BYTE 249 ADC ZPREG ADD RI	EMAINING
F620: 85 18	250 STA PTRLO REGIS	TERS OF THE
F622: AD DF FF		
F625 29 5F	error to the control of the control	THIS ONE)
F627: 65 18	253 ADC PTRLO AND TO	
F629 6D D2 FF		
F620 6D D3 FF		EY AGREE
FS2F. 6D E2 FF		THE RESET
F632 6D E3 FF	257 ADC SYSE3 CONDIT	TION.
F635 09 E1	258 CMP #\$E0+ROM =E1?	
F6D7 F0 05		NEXT TEST
F639 AR 06		RINT 'VIA' MESS.
F638 20 7B F7	261 JSR MESSERR AND S	ET ERROR FLAG
F6BE	262 *	
F&3E	263 * ACIA TEST ROUTINE	
F635	264 *	
F53E 18		P FOR ADDITION
F60F A9 9F		INPUT BITS
F641: 2D F1 C0		STATUS REG
F644: 6D F2 C0		DD DEFAULT STATES
F647: 6D F3 C0	the contract of the contract o	NTROL AND COMMND
F64A.C9 10 F64C:F0 05		NEXT TEST
F64E: A2 09		ACIA' MESSAGE AND
F650: 20 7B F7	· ·	SET ERROR FLAG
F653:	274 *	SET ERROR TENS
F653:	275 * A/D TEST ROUTINE	
F653	276 *	
	277 ATD LDA #\$CO	
#555.8D DC F#	278 STA \$FFDC	
F658. AD 5A CO	279 LDA PÖLEN+2	
F65B: AD 5E CO	280 LDA PDLEN+6	
F65E. AD 50 CO	281 LDA PDLEN+4	
F661. AO 20	282 LDY #\$20	- "
F663: 88	283 ADCTST1 DEY WAIT	FOR 40 USEC
F664. DO FD	284 BNE ADCTST1	
F <u>666:AD 5D</u> CO F669 CB	285 LDA PDLEN+5 SET A/D RAMP 286 ADCTST3 INV COUNT FOR CON	NEDE TON
F66A F0 0A	= 286 ADCTST3 INV — COUNT FOR CON = 287 — BEG ADCERR (0:255≔ERROR)	ANERSTON
F56C AD 66 CO	288 LDA ADTO IF BIT 7 =17	
F66F′30 F8 F671 98	289 BMI ADCIST3 YES, CONTINUE 290 TYA NO, MOVE COUN	IT TO ACC
F672: 29 E0	290 TYA ND, MOVE COUN 291 AND #\$EO ACC<32?	TO HOU
F574 F0 05	292 BEG KEYPLUG	
F676 A2 OD	293 ADCERR EQU + NO,	rec
F678 20 78 F7	294 LDX #\$0D PRINT 'A/D' ME 295 JSR MESSERR AND SET ERROR	
F67B:	296 *	· · · · · · · · ·
F67B	297 * KEYBOAD PLUGIN TEST	
F67B. F67B AD 08 CO	298 * IS KYBD PLUGGE	D IN?
F6TE. OA	300 ASL A (IS LIGHT CURR	

	65	4,38	3,296 66
F681 AD DF FF 0 F684:10 03 F686 40 93 F3	301 BPL 302 LDA 303 BPL 304 JMF	SEX SYSD1 RECON EPRLP1	PRESENT?) NO. BRANCH IS ERROR FLAG SET? (2MHZ MODE) NO. BRANCH ERROR, HANG
F689:	305 * 306 * RECONFIGUR 307 *	E SYSTEM	
F689: A9 77	308 RECON EQU 309 LDA	# #\$77	TURN ON SCREEN
F68E 20 98 FT :	311 USR 312 LDA	SYSD1 CLDSTRT #\$10	INITIALIZE MONITOR AND DEFAULT CHARACTER TEST FOR "APPLE 1" SET
F696 DO 09 F698 20 10 CO	313 AND 314 BNE 315 BIT	KEYBD BOOT KBDSTRB	NO. DO REGULAR BOOT CLEAR KEYBOARD
F69E 20 01 F9 :	315 L DA 317 JSR 318 BOOT L DX	GRMD MONITOR #1	AND NEVER COME BACK. READ BLOCK O
F6A5: CA	319 STX 320 DEX 321 STX	IBCMD IBBUFP	INTO RAM AT \$A000
F5AA 85 86	322 LDA 323 STA 324 LSR	#\$A0 [880FP+1 A	, FOR TRACK 80
F6AD 85 91 F6AF 8A	325 STA 326 TXA 327 JSR	PREVTRK BLOCKIO	MAKE IT RECALIBRATE TOO!
F5B3 90 0A F6B5 A2 10	323 BCC 329 LD*	60800T #\$10	TE WE'VE SUCCEEDED. DO IT UP
FABA 20 OF FD FABD BO E2	330 JSR 331 JSR 332 BCS	STRUT KEYIN BOOT	
Fe02	333 GOBOOT JMP 334 ≠ 335 4 SYSTEM EXE	#A000 -RCISER	, GO TO IT FOOL
F602	336 *		
	337 SEX LDY	#\$7F	TRYFROM 7F TO O
	338 SEX1 TYA 339 AND	#\$FE	ADD. #
	340 EOR	#\$4E	4EOR4F?
	341 BEG	SEX2	YES, SKP
F6CB: 89 00 CC		LDA KY	BD, Y NG, CONT
F6CE: 88	343 BEX2	DEY	NXT ADD
F6CF: DO F3	344	BNE SE	
F6D1: AD 51 CC			TMD SET TXT
·			
_F6D4: B9_00_C1			T1, Y EXERCSE
F6D7: B9 00 C2			T2, Y ALL
F6DA: B9 00 C0 F6DD: B9, 00 C4	4 240	LDA SL LDA SL	TA. V
F6E0: AD FF CF F6E3: C8	7 350 351	LDA EX INY	PROM DISABLE EXPANSION ROM AREA
F6E4: DO EE	352	BNE SE	<u>x3</u>
F6E6:	353 *		•
F6E6:	354 * RAM	TEST ROUT	INE
F6E6:	355 *	. Lui Nuoi	1146
F6E6: A9 73		RY I DA #4	72+ROM
F6E8: 8D DF FF		STA SY	
E4EB AD 10	250	IDA #5	18
F6ED 8D DO FF	F 359	STA ZP	REQ
F6F0: A9 00	360	LDA #\$	
		LDX #\$	
F6F2: A2 07	362 RAMTST		PG1, X
F6F4: 95 10			LATI V
F6F6: CA	363	DEX	MICIA
F6F7: 10 FB	364	BPL RA	MTSTO
F6F9: 20 84 F7			MSET
F6FC: 08	366	PHP	MLT
	7 367 RAMTST		
F700: 20 F7 F	7 368	JSR RA	MWT

		67		4,383	3,296	68
F703: 28		369	PLI	Þ		08
F704: 6A		370	ROI			
F705: 08		371	PHI			
F706: 20	A1 F		JSI		INC	•
F709: D0		373	BN		ITST1	
F70B: 20	84 F		JS		ISET	•, •
F70E: 08		375	PHE		·	
F70F: 20			RAMTST4 JSF		IRD	
F712: 48 F713: A9		377 378	PH/ LD/		10	
F715: 91		37 9	STA		RLO), Y	
F717: 68		380	PLA		1100-7	· · · · · · · · · · · · · · · · · · ·
F718: 28		381	PLF			
F719:6A		382	ROF		<u>-</u> .	
F71A: 08		383	PHF		-	
F71B: 20			JSF		INC	
F71E.D0	EF	385	BNE	E RAF	ITST4	
F720 F720		386		T STAB		
F720		387 · 388 ·	* RETURN TO *	J DIMM	: 1	
F720 A9	00	389	T LD4	A #\$C	no	···· - · · · · · · · · · · · · · · · ·
F722 8D			STA			•
F725: 8D			STA			
F7281A2		372	LĎ	< #\$C)7	· · · · · · · · · · · · · · · · · · ·
ELISA: BD			RAMTST6 LDA			
F72D 95	10	394	STA		'G1, X	
F72F CA		395	DEX		,	
F730 10		396	BPL		ITST6	
F732: 20 F735 40			181 JMF			
F735 40 F738	/ 5 -	379	 *******		(LF *********	***
r / .aca		400	D * SARA T	E21 :	SUBROUTIN	ES
		400		E	5UBROUTIN *******	ES *******
F738			******	*****	5UBROUTIN *******	ES *******
F7381 F739		40:	1 ******* 2 *	****	SUBROUTIN ******** WIRING W	*****
F7381 F739 F738		40: 40:	1 ****** 2 * 3 * SUBROU	****	***	*****
F7381 F738 F738 F738) ∉D	40 0 400 400 400	1 ****** 2 * 3 * SUBROU	****	***	*****
F738: F738 F738 F738, BD		40 0 400 400 400	1 ************************************	TTTNE	STRING W	*****
F738: F728 F728 F738: BD F738: 48	3	40: 40: 40: 40: F4 40:	1 ************************************	TTINE LDA	STRING W	***
F738: F1739 F1738 F1738: BD F1738: 48 F173C 09	3 2 80	#0: 40: 40: 40: 40: 40: 40: 40:	1 ******** 2 * 3 * SUBROU 4 * 5 STRWT 5	LDA PHA	STRING W	**************************************
F738: F729 F728: F738: BD F738: 48 F736: 05	3 7 80 2 25	#0: 40: 40: 40: 40: 40: 40: 40:	1 ************************************	LDA PHA GRA	********* GTRING W CHPG, X #\$80	********* RITE NORMAL VIDEO
F738: F729 F728: BD F738: BD F738: 48 F73C 09 F73C 20 F74T EF	3 7 60 0 35 1	#0: 40: 40: 40: 40: 40: 40: 50: 40:	1 ************************************	LDA PHA GRA USR	********* GTRING W CHPG, X #\$80	******** RITE NORMAL VIDEO S PRNT
F738: P738 BD F738 BE	3 2 80 3 25 1	#0: 40: 40: 40: 40: 40: 40: 40: 40: 40: 4	1 ************************************	LDA PHA GRA USR INX PLA	STRING W CHPG, X #\$80 COUT	******** RITE NORMAL VIDED PRNT NXT
F738: P738 BD F738 BD F738 BC F736 BC F736 BC F736 BC F743 BC	8 60 60 at a factor of the fac	#0: 40: 40: 40: 40: 40: 40: 40: 40: 41: 41:	1 ************************************	LDA PHA GRA USR INX	********* GTRING W CHPG, X #\$80	******** RITE NORMAL VIDED PRNT NXT
F738: P738 BD F738 BD F745 BD	8 60 60 at a factor of the fac	#00 #00 #00 #00 #00 #00 #00 #00 #00 #10 #1	1 ************************************	LDA PHA GRA USR INX PLA BPL	STRING W CHPG, X #\$BO COUT	******* RITE NORMAL VIDEO PRNT NXT CHR
F738: P738 P738 P738 P738 P738 P738 P738 P738	8 60 60 at a factor of the fac	#00 #00 #00 #00 #00 #00 #00 #00 #10 #10	1 ************************************	LDA PHA ORA USR UNX PLA BPL UMP	STRING W CHPG, X #\$80 COUT STRUT CROUT1	******* RITE NORMAL VIDEO PRNT NXT CHR
F738: P738: P0 F738: P0 F738: P0 F738: 48 F738: 90 F738: 90 F738: 90 F743: 10 F743: 40 F748: 6748:	8 60 60 at a factor of the fac	#00 #00 #00 #00 #00 #00 #00 #00 #10 #10	1 ************************************	LDA PHA ORA USR UNX PLA BPL UMP	STRING W CHPG, X #\$80 COUT STRUT CROUT1	******* **TE NORMAL VIDEO PRNT NXT CHR
F738: P738: P0738: P0738: P0738: P0738: P0738: P0738: P0738: P0743: P0743: P0748: P074	3 9 60 0 25 3 3 0 53 0 07	#00 #00 #00 #00 #00 #00 #00 #00 #10 #10	1 ************************************	LDA PHA GRA USR INX PLA BPL UMP	STRING W CHPG, X #\$80 COUT STRUT CROUT1	******** NORMAL VIDEO PRNT NXT CHR CLR TO END OF LINE
F738: F738: BD F738: BD F738: BD F738: BD F738: BC F743: 10 F748:	3 80 00 25 00 25 00 25 00 25 00 27 00 27 00 27 00 27 00 20 20 20 20 20 20 20 20 20 20 20 20	#00 #00 #00 #00 #00 #00 #00 #00 #10 #10	1 ************************************	LDA PHA GRA USR VA PLA PHA PHA	STRING W CHPG, X #\$80 COUT STRUT CROUT1	********* NORMAL VIDEO PRNT NXT CHR CLR TO END OF LINE SV ACC
F738: F738, BD F738, BD F738, BD F738, BD F738, BC F743, 10 F745, 40 F748; F749; BF	3 80 80 80 80 80 80 80 80 80 80 80 80 80	#00 #00 #00 #00 #00 #00 #00 #00 #00 #00	1 ************************************	LDA PHA GRA UNA INA BPL JMP JT INE PHA TX	******** STRING W CHPG, X #\$80 COUT STRUT CROUT1 RAM	******** NORMAL VIDEO PRNT NXT CHR CLR TO END OF LINE SV ACC CONVRT
F738: P738: P748:	3 80 80 80 80 80 80 80 80 80 80 80 80 80	#00 #00 #00 #00 #00 #00 #00 #00 #00 #00	1 ************************************	LDA PRA ORRXA PLA JMP JMP MAAA PLA PAAA PXR	******** STRING W CHPG, X #\$80 COUT STRUT CROUT1 RAM	******** NORMAL VIDED PRNT NXT CHR CLR TO END OF LINE SV ACC CONVRT ADD TO
F738: F738: BD F738: BD F738: BD F738: BD F738: BD F738: BF F748:	3 80 80 80 80 80 80 80 80 80 80 80 80 80	#00 #00 #00 #00 #00 #00 #00 #00 #10 #10	1 ************************************	LDAAA ORRXALLP NE. HAARR	******** STRING W CHPG, X #\$80 COUT STRWT CROUT1 RAM	******* NORMAL VIDEO PRNT NXT CHR CLR TO END OF LINE SV ACC CONVRT ADD TO USE FOR
F738: F738: BD F738:	3 80 80 0 25 1 3 3 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4	#00 #00 #00 #00 #00 #00 #00 #00 #10 #10	1 ************************************	NE LDAAARRALP NE PTLESP	STRING W CHPG, X #\$80 COUT STRUT CROUT1 RAM A A	******** NORMAL VIDED PRNT NXT CHR CLR TO END OF LINE SV ACC CONVRT ADD TO
F738: F738: BD F738: BD F738: BD F738: BD F738: BD F738: BD F748: BD F748: BD F748: BF F748:	3 80 80 0 25 0 25 0 27 0 27 0 27 0 27 0 27 0 2	#00 #00 #00 #00 #00 #00 #00 #00 #00 #00	1 ************************************	T DHAARXALP N AARRES	******** STRING W CHPG, X #\$80 COUT STRWT CROUT1 RAM	******** NORMAL VIDEO PRNT NXT CHR CLR TO END OF LINE SV ACC CONVRT ADD TO USE FOR
F738: P738: P85 F738: P85 F738: P85 F738: P85 F738: P85 F748: P748: P748	3 80 80 80 80 80 80 80 80 80 80 80 80 80	#00 #00 #00 #00 #00 #00 #00 #00 #10 #10	1 ************************************	T DHARRALP N AARRESHE	STRING W CHPG, X #\$B0 COUT STRUT CROUT1 RAM A A A	******** NORMAL VIDEO PRNT NXT CHR CLR TO END OF LINE SV ACC CONVRT ADD TO USE FOR
F743 10 F743 10 F745 40 F748: F748: F748: 46 F749: 84 F746: 44 F746: 44 F746: 08 F74F 44	3 80 80 80 80 80 80 80 80 80 80 80 80 80	40: 40: 40: 40: 40: 40: 40: 40: 41: 41: 41: 41: 41: 41: 41: 41: 41: 41	1 ************************************	T DHRSNALP N AARRERER NAAARNALP N AARRERER	STRING W CHPG, X #\$80 COUT STRUT CROUT1 RAM A A	******** NORMAL VIDEO PRNT NXT CHR CLR TO END OF LINE SV ACC CONVRT ADD TO USE FOR
F738: P738: BD F738: BD F738: BD F738: BD F738: BD F738: BD F738: BD F748: BF748: BF748: BF748: BF748: BF748: BF748: BF74B: BF74	3 80 80 80 80 80 80 80 80 80 80 80 80 80	40: 40: 40: 40: 40: 40: 40: 41: 41: 41: 41: 41: 41: 41: 41: 41: 42: 42: 42: 42: 42:	1 ************************************	T DHRSNALP N AARRERERP	STRING W CHPG, X #\$B0 COUT STRUT CROUT1 RAM A A A	******** NORMAL VIDEO PRNT NXT CHR CLR TO END OF LINE SV ACC CONVRT ADD TO USE FOR 8 ENTRY
F738: P038	3 80 0 20 0 20 0 20 0 20 0 20 0 20 0 20	40: 40: 40: 40: 40: 40: 40: 40: 41: 41: 41: 41: 41: 41: 41: 41: 42: 42: 42: 42: 42: 42: 42: 42:	1 ************************************	T DHRSNALP N AARRERER NAAARNALP N AARRERER	STRING W CHPG, X #\$B0 COUT STRUT CROUT1 RAM A A A	******** NORMAL VIDEO PRNT NXT CHR CLR TO END OF LINE SV ACC CONVRT ADD TO USE FOR B ENTRY

	69	4,383	3,296	70 °
F755 10 14	427	PFI	PARO	<:O, GET
F757 48	420 420	FHA	(74. 1)	WHICH
F758 AD EF FF		LDA	BENESH	***
F75B 29 OF	430	AND	#\$0F	
F75D AA	431	TAX		
+750 68	430			
ETTER EO CO	43.		#⊈⊕Ö	
8761 FO 13	4 3.4	BLG	< ANT	BANK
F753 4A	435	LSR	À	SET
9764 4A	436	1.58	B	PROPER
F765 4A	437	LISR	A	RAM
FTSA CA	478	(G)		VALUE
$(-1.57 \cdot \mathbf{D}() \cdot 1.57)$	43 9	2 NG	6 AM1	
47 47 29 59	44'	4.77.25	#\$05	CONVEY
1.76B DO .9	44 C RAMO	FUE	Pami	TO VAL
£76D 8A	442	5 X 🕰		
676F FO 02	44	$\{\{t_{i},t_{i}\}\}$	FAMOO	
6770 AF 03	444	6.764	#3	
82.45 90 35	HAS PAMOS		RAM1	
6274 48 53	447.	५-८५८	# " ;	
F776 29 07	441 RAM1	74HD	神後心(*)	BANKSH
FT78 AA	445	3 A K		
H779 68	449	FI.A		
TO THE EAST	i th	•		
			_	
F	- 4 <u>5</u> . (8) (5) (1945)	rest of the book	(विक्रा) <u>।</u> दिल	
877 B .	453 ≉			
F778 20 08 F7	454 MEGBURR			PRINT MESSAGE FIRST
FYTE A9 F3	450 ERROR	LI/A		SET 1
6780 8D DF FF	45	STA	9 Y SD 1	MHZ MO
F780-60 F784 :	45° 4 58 *	PIS		
F784	459 * SUBRO	UTTNE	RAMSET	
F784.	460 *		· · · · · · · · · · · · · · · · · · ·	
F784 A2 01	461 RAMSET	1	#\$01	
F786 86 16	462	SIL	ENK	
F788 A0 00	463	LDY	#\$00	
F78A A9 AA	464	LDA	#\$AA	
F790 38	465	SEC		
F**0D: 48	455 RAMSETT	FHA		
E 796 08	467	ામા		
6780.A5 1A	468	LDA	BNK	
F791:09 80	469	ORA	#\$80	
F793 8D 19 14	470	STA	IBNK	
F796 A9 02	471	LDA	#\$02	
H798 85 19	472	STA	PTRHI	
FTSA AP 00	473	UDX	#\$00	
9790 3 6 15	174	$c_{i} + X$	PTRLO	
F79E 28	475	PLP		
F79F168	476	Pl.A		
F7A0: 60	477	RIS		
E7A1	a			
	478 #			
F."A1	479 * SUBPO	UTINE	PTRING	
FTA1	479 ≈ SUEFÖ 480 *		PTRINC	
	479 * SUBPO	U (1NE PHA	PIRINC	

	71	4,383	3,296 72
F7A2 E6 18	71 482	1 tiC	PTRLO
F7A4 DO 1D	483	BNE	RETS
F 'AN A5 1A	484		BNI
FOAR 10 CE			P 10401
F 144 A5 19	485	1.04	PTRHI
F/AC C9 13	487	CMF	#\$13
F7AE F0 06	488		P1NC2
F710 (9 17			#\$1"
1 10 10 10 10 10 10 10 10 10 10 10 10 10			P1146 1
1 34 68 17 1 En bo 65 18	- 1위1 - 49집 PINCL		Principal Principal
			PTARI
F 88 DO 07	493 61401		HEIG
F-72: Cr. 1A		DEC	BNA
		-	Mass.
F 20 20 62			CAMBETI
r * [+ 5 8]	春期中 \$P\$ 图题		
F704 A6 4A	497	1.700	
			#500
	501	RTG	
	50° ≥		and the second s
	- 1933 a militar bec		· · · · · · · · · · · · · · · · · · ·
	-104 -505 RAMERR	2 4 , 24	
·			PTRHI
			BNK
	ध्यस्	•	
100 to 100 to 100	\$15,00		म क्रमा । एक व
1 2 2	51.7	s + 1	
F.561 (92-15)		Table 1	· PAMERRS
F714 18	513	6 T. C	HATO.
- F705:59 20 - F7D7 80 EF F9	-513 -514 RAMERRA	ADC OTA	- BNK-80 - ##50
F70A AA	515	i Ax	D1 11 23 24 2
	516 RAMERRS	JSR	RAM
F7DE 68	517	PLA	
E3DE 48	518	FMA	
AD C	519		##QC
51.19	520 531		(PTRLO), Y
F764 15 10	521	STA	ZRPG1,X ZRPG1,X
5788:95-10 6788:68	522 523	PLA	FIN ATIV
- 107 18명 영역 - 11명 18명 18명	524	8TS	
	525 RAMUERA		# \$ ()()
THE SE REPORT	526		BNESW
F76F FO EA	527		PAMERR3
F7F1 38	528 RAMERRS		
F1752 E9 60	529	SBC	#\$60
HA C∄ - H C PC FO	530 531	IM≠ Rts	PAMERRS
ENTRY DE EST	5 31 532 %	\$11.00	115 H. IC. 1818 C
+ 71 Y	533 * SUDRO	JTIME	RANUT
FOOTE S	534 *		
	535 RAMWT		
 (C) (∀) (∀) (₹8) 	5 38	50 A	(PTRLO)/Y

```
4,383,296
                                                      74
                 73
                               ME CHIRLDINY
                  537 RAMRE
 9779E 191 18
                               is fills
                                     RAMERR
 POST DO CA
                  538
                               RTG
539
 STEEL GO
 *** BUCCESSFUL ASSEMBLY NO ERRORS
 F/C7 KAMERR
F/EA RAMERR4 F/F1 RAMERR5
F/901 MONITOR FBC7 SETCVH
FDOF KEYIN FD/98 CLDSTRT
                                       F7F7 RAMWT
                                                          FD07 CROUT1
                                       FC25 COUT
 FDOF KEYIN FD98 CLDSTRT
FFD2 SYSD2 FFD3 SYSD3
FFE2 SYSE2 FFE3 SYSE3
                                                         FFDO ZPREG
                                       FD9D SETUP
                                       FFDF SYSD1
                                                         FFEO SYSEO
                                       FFEF BNKSW
  ---- NEXT OBJECT FILE NAME, IS MON. OBJ
                     2 __ ORG $F7FF
  F7FF:
  F7FF
                     3 *
```

Apple /// Computer Infor	rmation • App	le /// Leve	l 2 Service R	Reference Manual
	75	4,383	3,296	76
वसएस	4 *			, •
F7FF 50	5 RETI	RTS		
F800 E9 01	6	SBC	#1	
F802 F0 FB	7	BEO	RET1	
F804 E9 01	ģ			
P304 E7 01	Q.	SBC nco	#1 5571	
F808 E9 01	10	BEG CBC	RET1	
F89A F0 F3	11	SBC	#1	
6900 E9 01	12	BEG	RET1	
FBOE FO EF	13	3 B C	#1	
F810, E9, 01	14	BEG	RET1	
1810 E7 01		SBC	#1	
- 6,4 FR 01	15	8 EG	RET1	
1 318 FO F7	1 6 1 7	981	#1	
		859 656	RET1	
F816 E9 01	18	SEC	#1	
F81A F0 E3 F31C E9 01	15	BEG	RET1	
	20	SBC	#1	
UA18 FO 05	2 .1	BEG	RET1	
(1), (2) (5) 1		<u>0</u> 60	#1	
Edward For DR	23	ΩH·}	PET1	
8924 E9 61	24	580	#1	
6586 FO 67	25	BEG	RET1	
F808 F9 01	26	SEC	#1	
1984 Sq. 40	<u>;</u>	BELY	PETI	
1 0 2 E 7 E 1		SBC	# 1	
1. 数据 1. 6 · 6 · 6 · 7 · 6 · 6	25	$\mathbf{B} \mathbb{E} \mathbf{G}$	RET1	
FORG EM CI	30	5 B 0	#1	
1,870 FO 95	31	BEG	RET1	
원광34 E년 61	92	3 B +0	#1	
f + 2 th + 2 = 2	35	BEG	116.14	
원한 형의 취상 그 같은 그	34	學園 红	# 1	
7 € M € D + 3	35	800	PET 1	
F1913년 1단위 년1	36	SBC	#1	
FASE FOR RE	37	$\mathbf{B} F G$	RET1	
F 940 E9 11	38	504	# 1	
rodo el no		7 (T.F.)	RETI	
5 To 40 8 7 1 1	4.7	\$351.	** 1	
$e \in 4_{2n+k} \oplus 1_{2n+k} \mathbb{R}$.1 4	BUO	FE11	
ମଶ୍ୟର ଅଟ ଏହ	42	354	# 1	
104A FO 03	4.3	$\mathbf{f}_{i}\in\mathcal{A}_{i}$	RETI	
F340 E9 01	44	5.5-0	# 1	
お神祇 ずり えて	4 7	155.4	FETI	
5 6 50 C F 1 C 1	A &	*3.2°	41 i	
೯೯೭ ಕಲ್ ಕರೆ	1 -	1.12.13	RETT	
£854 £€ 01	48	510	#1	
F356 F0 A7	49	SEG	BET1	
F998 F9 C1	50	43107	#1	
ESTA FOR AS	22	₩ € .	Fred A	
$F_{i}(\mu n_{i}) \in \mathcal{F}_{i} \cap \mathcal{F}_{i}$	e 2		H I	
Friedling Control	u; ***	j- 1-11.	FLT1	
F880 E9 C1	54	ន់ចេ	#1	
F852 F0 98	55	BEG	RET1	
F854 E2 C1	5.5	SBO	#1	
F866 F0 97	57	BEG	RET1	
PS68 E9 01	58	5BC	#1	
		Aur -		
Apple Computer Inc • 1982				Page 0589 of 0730
<u>'</u>				

	77	4,38	3,296	78
50/A 50 93		BEG	RET1	, -
F86A: F0 93 F86C: E9 01	59 60	SBC	#1	
F86E: F0 8F	5 <u>0</u>	BEG	RET1	
F870 E9 01	62	SBC	#1	
F872.F0 8B	63	BEQ	RET1	
F874: E9 01	64	SBC	#1	
F876 F0 87	65	BEQ	RET1	
F878 E9 01	66	SBC	#1	
F87A F0 83	67	BEG	RET1	
F870.E9 01	68	SBC	#1	
F87E F0 02	<u> 5</u> 9	BEG	RETB	
F880: E9 01	70	SBC	#1	
F882.F0 70	71 RET3	BEG	RET2	
F884.E9 01	72	SBC	#1	
F886 FQ 78	73	BEG	RET2	
F368, E9 OL	74	SBC	#1	
F30A FC 74	75	BEG	RETE	
F880,E9 01	7 6	SBC	#1	
F88E F0 70	77	BEG	RET2	
F890: E9 01	78	SBC	#1	
ମପ୍ରମୟ ଅଟି ଅଟି	79	BEG	RET2	
F394 E9 01	80 54	984 555	#1 RET2	
F896.F0 68	81	BEG SBC	#1	
F898 E9 01	82 83	BEG	RET2	
F89A.F0 64 F890 E9 01	84 84	58C	#1	
Fort Ford	65	859	PET2	
FRAC ES 01	9 6	SBC	#1	
FBA2 Ft 50	87	BEG	RETE	
F8A4 E9 01	88	SBC	#1	
F8A5: F0 58	89	BEQ	RET2	
FBA8.E9 01	90	SBC	#1	
FDAA FC 54	न 1	BHG	PETE	
7845 E9 01	35	SBC	# 1	
FOAE FO 50	93	BFG	RETZ	
F8B0 E9 01	94	SBC	#1	
FBB3.F0 40	95	BEG	RETE	
F884 E9 01	96	SBC	#1	
1865 FG 48	97	18E.5	RETE	
FERS E4 0:	48	CHC	#1	
FOBA FO 44	79	9 5 -3	RETR	
FBBC E9 01	100	38 0	#1	
FBBE FO 40	101	BEG	RETE	
F800, E9 01	102	SBC	#1 유퇴학관	
6908 F0 30	103 104	BEG SNO	ा हारा ४ ८ ० - 1#1	
F304 E7 01 F315 F0 38	105	BEG	ការ កស្សារ	
F808 E9 01	105	SBC	#1	
F808 E9 01	107	BEG	RETE	
F800, E9 01	108	580	#1	
FB08 F0 30	109	BEG.	RETE	
4300 E2 01	110	SDC	#]	
raba Fo ac	111	965	PETE	
F8D4 E9 01	112	SBC	#1	

, tpp.o.// compater inio	mation Apple	// Level 2 Service R	Coronoc Manaai
	79	4,383,296	80
F906 F0 28	113	BEG RETS	
F818:E9 01	114	980 #1	
FRDA FO 24	115	BEG PETS	
F900 E9 01	115	SBC #1	
FRDE FO 20	117	BEG RET2	
F860. E9 0 1	118	SBC #1	
FREE FC 10	117	BEG RET2	
tomprating a man	124	517. dt.	
* * F % 1 *	181	SF N RETP	
8.50.00 Ed. (5.1)	102	380 #t	
1776A FC 19	123	BEG RETE	
医多克里奇 化	124	58. #i	
And the second	127	22.4 (61.1.2)	
r. 🖟	ila	e (_{ke} r o π ·	
$1 = 2 + \cdots + p_{i+1}$	12	(EA) PERM	
원 1명과 18명 (24)	125	301 #.	
er 2m එ විර මුල	1.75	BEG FITZ	
€ 24 कि. हिन्द के.1	1.3%	781 #1	
i waa taa	1.73.1	The High	
e gette kine 24 e et min ekk	1/34		
• •	g Talle Note that a same of the	ng tali wydagi ng mae	
6 - ¹ የሃር ኤ ርት	134 PR72 135	ETY SHOTONYA	
F901	ର ପ୍ରକ ପ୍ରକ	12 (3 (9) 1 (1) 13 4 7 FF	
F901:	3 ≯		
0058	4 SCRNLDC EQU	\$5 8	
6028°	5 × 6 LMARGIN EGU	SCRNLOC	
0059.	7 RMARGIN EQU		
005A:	8 WINTOP EQU		
005B:	9 WINETH EQU		
0050: 005D:	10 CH EGU 11 CV EGU		
005D: 005E:	12 BAS4L EQU		
005F:	13 BAS4H EQU	SCRNLOC+7	
0060:	14 BASEL EQU		
0061:	15 BAS8H EQU 16 TBAS4L EQU		
0062: 0063:	17 TBAS4H EQU		
0064.	18 TBASEL EQU		
0055:	19 TBASBH EQU	SCRNLOC+#D	
0 046.	20 FORGND EQU		
0067:	21 BKGND EQU 22 MODES EQU		
୦୦୫୫: ୦୦୫୩:	23 CURSOR EQU		
006A:	24 STACK EQU		
00åB:	25 PROMPT EQU		
୦୦୫୯:	26 TEMPX EQU		
0040:	27 TEMPY EQU 28 CSWL EQU		
୍ରତ୍ୟଣ୍ଡ ପ୍ରଧ୍ୟନ୍ତି	29 CSWH EQU	SCRNLOC+\$17	
0070	30 KSWL EQU	SCRNLOC+\$18	
0071.	31 KSWH EQL		
0072: 0073:	32 PCL EQU 33 PCH EQU		
0973: ଜ୍ୟୁୟ:	34 A1L EQU		
397 5 :	35 A1H EGU) A1L+1	
0074.	36 AZL EGI	_	
0077:	37 A2H EQU	; A1L+3	
oo78:	38 A3L EQU) A1L+4	

		4,383,296	5
	81	-	82
007A:	40 A4L EQU		
007B; 007C:	41 A4H EGU 42 STATE EGU		
0070:	43 YSAV EQU		
007E:	44 INBUF EQU		; AND \$B
0080:	45 TEMP EQU	A1L+¢C	
0069:	46 MASK EQU	CURSOR	
F901: C000:	47 * 48 KBD EQU	\$ C000	
CO10:	49 KBDSTRB EQU		
F901:	50 *		
03F8:	51 USERADR EQU		
F479:	52 BLOCKIO EQU		AC OF 10/00/70
F689: F4EE:	53 RECON EQU 54 DIAGN EQU		AS OF 12/20/79
0050:	55 INBUFLEN EG		ONLY BO BYTES (\$3A0-3EF)
0081:	56 IBSLOT EQU	\$81	
0082:	57 IBDRVN EQU		
0085: 0087:	58 IBBUFP EQU 59 IBCMD EQU		
F901	60 *	10000170	
F901	7	*	-
F901/BA F902/86/6A	62 TSX 63 STX	STACK	
F904	64 *		
F904: D8	65 MON CLD	ne. I	; MUST BE HEX MODE
F905 20 3A FC F908 A6 6A	66 JSR 67 MONZ LDX	BELL STACK	RESTORE STACK TO DRIGINAL LOCATION
F90A: 9A	68 TXS		The second secon
F90B.A9 DF F90D 85 6B	69 LDA 70 STA	#\$DF PROMPT	, PROMPT (APPLE) FOR SARA MUDITUR
F90F: 20 D5 FC	71 JSR	GETLNZ	GET A LINE OF INPUT
F912:20 67 F9	72 SCAN JSR		SET REGULAR SCAN FATTEMPT TO READ HEX BYTE
F915:20 2C F9 F918 84 7D	73_NXTINP USR 5TY	GETNUM YSAV	GTORE CURRENT INPUT POINTER
F91A AO 11	75 LDY		17 COMMANDS
F910 88	76 CMDSRCH DEY	Admit I	; GIVE UP IF UNRECOGNIZABLE
F91D.30 E5 F91F:D9 6C F9	77 BMI 78 CMP	MON CMDTAB, Y	FOUND?
F922. DO F8	79 BNE		NO KEEP LOOKING
F924 20 5E F9	BO USR	TUSUB	, PERFORM FUNCTION
F927 A4 7D F929 4C 15 F9	81 LDY 82 JMP	YSAV NXTINP	GET NEXT POINTER DO NEXT COMMAND
F92C:	82 JMF 83 *	145/1/4141	
F920 A2 00	84 GETNUM LDX	#0	CLEAR AR
F 92E:86 76 F930 86 77	85 STX 86 STX	A2H	
F932 B1 7E	87 NXTCHR LDA	(INBUF), Y	
F934 CB	88 111A		BUMP INDEX FOR NEXT TIME
F935 49 BO F937 C9 OA	99 EOR 90 CMP	#\$B0 #\$A	TEST FOR DIGIT
	91 BCC	DIGIT	SAVE IT IF 1-9
F938.69 88	92 ADC	#\$88	; TEST FOR HEX A-F
F93D.C9 FA F93F:90 ZA	93 CMP 94 BCC	##FA Digret	
F941: A2 03	95 DIGIT LDX	#3	•
F943: 0A	96 ASL	A	
F944: 0A F945: 0A	97 ASL 98 ASL	A	
F946 OA	99 ASL	A	
F947: 0A	100 NXTBIT ASL	A	SHIFT HEX DIGITS INTO A2
F948: 26 76 F94A: 26 77	101 ROL 102 ROL	A2L A2H	,
F94C: CA	103 DEX		SHIFTED ALL YET?
F94D: 10 F8	104 BPL	NXTBIT	
F94F: A5 7C F951: D0 06	105 NXTBAS LDA 106 BNE	STATE NXTBS2	FIF ZERO THEN COPY TO A1.3
	_ w =		

Apple /// Computer Information • A	apple /// Level 2 Service Re	eference Manual
------------------------------------	------------------------------	-----------------

	••		4,383,296	
	83			84
F953: B5 77	107	LDA A	2H, X	
F955: 95 75	108		1H, X	
F957:95 79 F959 E8	109		3H, X	•
F95A:F0 F3	110 NXTBS2 111	INX BEQ N.	/TBAC	
F95C DO D4	112		XTBAS XTCHR	, ·
F95E:	113 *	D. 41.	V 1.2111/	,
F95E: A9 FA	114 TOSUB	LDA #	CASCII ; P	USH ADDRESS OR FUNCTION
F960: 48	115	PHA	i	AND RETURN TO IT.
F961 B9 70 F9	116		MDVEC, Y	
F964 48 F965: A5 7C	117 118	PHA LDA	CTATE	. DACO MORE UTA AGO
F967: A0 00	119 ZSTATE		STATE #0	PASS MODE VIA ACC
F969:84 7C	120	STY	STATE	RESET STATE OF SCAN
F96B: 60	121 DIGRET	RTS	JIHI'L	THESE STATE OF SCAN
F960:	122 *			
F96C:	123 CMDTAB	EGU	*	
F96C: 00	124	DFB	\$ 0	; G =GO (CALL) SUBROUTINE
F96D: 03	125	DFB	\$3	; J =JUMP (CONT) PROGRAM
F96E: 06	126	DFB	\$6	; M =MOVE MEMORY
F96F: EB	127	DFB	\$EB	; R =READ DISK BLOCK
F970: EE	128	DFB	\$EE	; U =USER FUNCTION
F971: EF F972: F0	129	DFB	\$EF	; V =VERIFY MEMORY BLOCKS
F973: F1	130 131	DFB DFB	\$F0 \$F1	; W =WRITE DISK BLOCK
F974: 99	132	DFB	\$99	; X = REPEAT LINE OF COMMANDS ; SP = SPACE (DYTE SEPARATOR)
F975: 9B	133	DFB	\$9B	; " =ASCII (HI BIT ON)
F976: A0	134	DFB	\$A0	; ' =ASCII (HI BIT OFF)
F977: 93	135	DFB	\$93	: =SET STORE MODE
F978: A7	136	DFB	\$A7	; . =RANGE SEPARATOR
F979: A8	137	DFB	\$A8	; / =COMMAND SEPARATOR
F97A: 95	138	DFB	\$95	; < =DEST/SOURCE SEPARATOR
F97B1C6	139	DFB	\$ C6	; CR =CARRAGE RETURN
F970:	140 *			
F970:	141 CMDVEC	EQU	*	
F970.70	142	DFB	GD-1	
F97D: 7A F97E: 2B	143 144		JUMP-1 MOVE-1	
F97F: BF	145		READ-1	
F980: 77	146		USER-1	
F981: 3A	147		VRFY-1	
F982: C2	148		WRTE-1	
F983: 18	149		REPEAT-1	
F984: A3	150	DFB	SPCE-1	
F985: 06	151		ASCII-1	
F996: 08	152		ASC1IO-1	
F987 B7	153		SETMODE-1	
F988: B7	154		SETMODE-1	
5989: 99 6984: 90	155		SEP-1	
F788: 2 5	156 157		DEST-1 CRMON-1	
1930 20 1930	158 *	נונים	UNITED T	
F960:	159 *			
F980: E6 7A	160 NXTA4	INC	A4L	BUMP 16 BIT POINTERS
F98E.00 02	161	BNE	NXTA1	
F990: E 5: 78	162	INC	A4H	
F992 E6 74	163 NXTA1		A1L	BUMP A1
F994: DO 05	164		TSTA1	
F996: E6 : 75	165		A1H	TAL DAME ME BOLL MUMP
F998: 38	165 147	SEC	OCTA 1	IN CASE OF ROLL OVER.
F999:F0 10 F99B:A5 74	167 168 TSTAI	BEQ LDA	RETA1 A1L	TEST ALDAZ
F99D:39	166 (5)M1 189	SEC	nie	FILST RUBE
F99E: E5 76	170		AZL	
F9A0 85 80	171			

Page 0593 of 0730

Apple Computer Inc • 1982

	0.5	4,383,2	96
	85		86
· · · · · · · · · · · · · · · · · · ·	179 LDA		
	173 SBC 174 ORA		
	175 BNE		FIF AT LESS THAN OR EQUAL TO A2
P9AA: 18		LC	THEN CARRY CLEAR ON NETURN
F948: 40	177 RETAL R	78	
F9AC:	178 #		
F9AC:	179 *		
F9AC: 48		<u> HA </u>	; SAVE LOW NIBBLE
F9AD: 4A		SR A	SHIFT HI NIBBLE TO PRINT.
F9AE: 4A		Sra Sra	SHIFT HI NIBEL TO FRIME.
F9AF: 4A F9B0: 4A		<u>Sra</u> Sra	
F9B1: 20 B7 F9		SR PRHE	X 7
F9B4: 68		LA	··-
F9B5: 29 OF		ND ##OF	STRIP HI NIBBLE
F9B7: 09 B0	188 PRHEXZ O	RA #\$BO	; MAKE IT NUMERIC
F9B9: C9 BA	189 C	MP #\$BA	; IS IT >'9'
F9BB: 90 02		CC PRHE	
F9BD: 69 06		DC #\$6	; MAKE IT 'A'-'F'
F9BF: 4C 25 FC		MP COUT	
F9C2: F9C2:20 AC F9	193 * 194 PRBYCOL J:	SR PRBY	Te
F905:	195 *	ופחה אב	
F9C5: A9 BA	196 PRCOLON L	DA #\$BA	PRINT A COLON
F9C7: DO F6		NE PRHE	
F9C9:	198 *		
F9C9: A9 07	199 TSTBOWID	LDA #7	ANTICIPATE
F9CB: 24 68	200 B	IT MODE	
F9CD: 50 02	201 B	VC SVMA	<u>SK </u>
F9CF: A9 OF		DA #\$F	
F9D1:85 69		TA MASK	
F9D3: 60		TS	
F9D4: F9D4:8A	205 * 206 A1PC T	XA	; TEST FOR NEW PC
F9D5: F0 07		EG OLDP	
F9D7: B5 74		DA AIL	
F9D9: 95 72		TA PCL	
F9DB: CA		EX	
F9DC: 10 F9	211 B	PL AIPC	1
F9DE: 60		TS	
F9DF:	213 *		
F9DF 8 5 69			SAVE HI BIT STATUS
F9E1 A4 7D	215 ASCII2 L		
F9E3: B1 7E		DA (INB	
F9E5: E6 7D	217 I	NC YSAV	BONF FUR NEXT INTING.
F9E7:A0 00 F9E9:C 9 A2			ASCII " ?
F9ED: DO 05	220 B		I3 ; NOPE, CONTINUE.
F9ED: A5 69		DA MASK	
F9EF 10 20			N HE'S CHANGED MODES
F9F1: 60	223 R	TS	; NO, HE'S DONE.
F9F2: C9 A7		MP #\$A7	ASCII '?
F9F4: DO 05		NE CRCH	
F9F6 A5 69		DA MASK	
F9F8:30 1B			FF ; CHANGE MODES.
F9FA: 60		TS MACO	; END OF LINE?
F7FB: C7 8D	229 CKCHK C	MP #\$8D EQ ASCD	ONE ; YES, FINISHED
F9FD:F0 07 F9FF: 25 69		ND MASK	
FA01: 20 AF FA		SR STOR	
FA04: DO DB		NE ASCI	I2 ; DO NEXT.
			<u> </u>

	87	4,383,296	88
FA06: 60			00
FA07:	234 ASCDONE RTS		
FA07 38	236 ASCII SEC	; ;	INDICATE HI ON.
FA08 90	237 DFB		(BCC - NEVER TAKEN)
FA09.18 FA0A.AA	238 ASCIIO CLC		INDICATE HI OFF
FAOB: 86 7C	239 CKMDE TAX 240 STX		BAVE STATE ETAIN STATE
FAOD: 49 BA			ARE WE IN STORE MODE?
FAOF DO 7D	242. BNE	ERROR	
FALL AF FF		#\$FF ; 5	SET HI BIT UNMASKED
FALS BO CA		ASCIII	
FA15 A9 7F FA17:10 C6	245 BITOFF LDA 246 BPL		MASK HI BIT
	247 REPEAT BIT		LWAYS REPEAT UNTIL KEYPRESS
FA10 10 03	248 BPL	REPEAT1	The second secon
	249 JMP	KEYIN	
FA21 68	250 REPEAT! PLA	; C	LEAN UP STACK
FA22:68 FA23:40 12 F9	251 PLA	CCAN	
FA26	252 JMP 253 *	SCAN	
FAZO	254 *		•
	255 CRMON USR	BL1	
FA29 40 08 F9		MONZ	
FA2C 20 9B F9	257 *	TOTAL	SONET MORE ANATHING IS ILLECAL INDUIT
FARF BO 5D	258 MOVE JSR 259 BCS	TSTA1 ; I ERROR	DON'T MOVE ANYTHING IF ILLEGAL INPUT
FA31 B1 74	260 MOVNXT LDA		10VE A BYTE
FA33 91 7A	261 STA	(A4L), Y	
FA35 20 90 F9			SUMP BOTH A1 AND A4
FA38: 90-F7 FA3A: 60	263 BCC 264 RTS	MOVNXT	NI BONG LITTU MOUS
FA3B	264 RTS 265 *	, c	ALL DONE WITH MOVE
HABB	ධිරාල ජ		
- PUR 50 AB EA	267 VRFY USR	TS (A1) TE	GT VALID RANGE
FASE BC 4E	255 BCS 1854	ERROR	
FA40 B1 7 4 FA40 D1 7 A	259 VRFY1 LDA 270 CMP		OMPARE BYTE FOR BYTE MATCH?
FA44 FO 06	271 BEQ		(ES, DO NEXT.
	2/2 USB		TRINT BOTH BYTES
FA49 20 EF FC	273 JSR	CROUT :G	GOTO NEWLINE
5440 20 80 F9			IMP BOTH A1 AND A4
FA4F 90 EF FA51.60	275 BCC 276 RTS	VRFY1	PERIFY DONE.
FA52.	277 *	, ,	CRIFT DUNE.
	278 MISMATCH LDA	A4H ; P	PRINT ADDRESS OF A4
1.454 20 AC F9		PRBYTE	
FAST A5 7A		A4L	NITHIT A COLON CON CENTS
FA59,20 C2 F9 FA50:B1 7A		PRBYCOL ;C	OUTPUT A COLON FOR SEPARATOR AND THE DATA
FA5E 20 70 FA	283 USR	PRBYTSP	RINT THE BYTE AND A SPACE
FA61 20 73 FA	284 PRINTAL USR	PRSPC ; L	FAD WITH A SPACE
FA54 A5 75			OUTPUT ADDRESS A1
FA66 20 AC F9 -		PRBYTE	
FA69.A5 74 FA6B 20 C2 F9		AIL PRBYCOL /S	SEPARATE WITH A COLEN
FA6E 81 74	289 PRAIBYTE LDA	(A1L), Y , F	PRINT DYTE POINTED TO BY A1
FA70 20 AC F9	290 PRBYTSP USR	PRBYTE	
FA73 A9 A0	291 PRSPC LDA	#\$A0 ; F	RINT A SPACE
FA75.4C 25 FC FA7B:		COUT : E	END VIA OUTPUT ROUTINE
	- 293 * - 공약4 : 이용 ER - UMP -	USERADR	
FATE	294 A	a succession	
FA71: 58	205 JUMP PLA		
FA70 68	297 PLA	; L	EAVE STACK WITH NOTHIN ON I
FA7D 20 D4 F9		AIPC /S	STUFF PROGRAM COUNTER
FA80 50 72 0 0 FA83	29 9 JMP - (00 *	(MUL.) is	JUMP TO USER PROG
FA83	301 HWERROR EQU	₽ ,FF	PINT ERROR NUMBER

4,383,296				
	89			90
FA80 20 AC E9	368			PRIAD THE OFFENDER
			#\$A1	FOLLOWED BY A "!"
FABB. 20 25 FC		JSR JSR	COUT NOSTOP	JOUTPUT A CARRAGE RETURN (NU STOPLST)
			MON	JOHN OF A CHARAGE RETURN ON THE CO.
	70° 4	2		
FA91 A5 76		LDA	A21.	COPY A2 TO A4 FOR DESTINATION OF
		STA	A4L	
		LDA STA	A2H A4H	
		RTS		
MAMA 200 44 FA				SEPARATOR TEST STORE MODE OF GOME
FA9D 98	315 31*	REG		, ZERO MODE. ; Branch Always
FARE FO 1D FAAC:	312 ★	D (\) .	DE MIDE	, <u>, , , , , , , , , , , , , , , , , , </u>
	ាំខេត្ត	DEC	YSAV	TEST FOR NO LINE
	319			OF NO LINE, GIVEN A ROW OF BYTES
	000 Stub	DEX	SETMDZ	TEST IF AFTER ANOTHER SPACE
	321 324	-	##DA	STORE MODE?
FAA9 DO 4B	377	BNE	T OMF	'
				KEEP IT 10 STORE STATE
		UDA	AZL	FOR THE TO BE STORES.
FAAF 91 (8) FAP: E6 (8)	•	010 5 fA		BUMP POINTER
FAB DO 02	358	UNE	DUMMY	
FA85 E& 79		[140]	HEA	THE COURT MANAGEMENT AND THE COURT METALS.
	C. Tanamer	975		ALC: USED FOR 11 TO CLEAR MODE
- 7 4 - 6 44 - 74 6	TIT BIND OF IMODE	554	visiAV	JOHE INPUT CHARACTER
1 N/A JP	333	DEY		
FABR B1 76	734	LDA		TO SET MODE
FA01/81/70		STA	STATE	
F 437 = 3	⊞ %4 [1] 3.7	RTS		
FACTOR	SPY READ	L.DA	#1	SET DISK COMMAND TO READ
FACE 20	336	DFB	\$ 20	DUMMY BIT TO SKIP 2 BYTES
	340 WRITE	LDA		SET DISK COMMAND TO WHITE
FAC5 85 87	341 SAVEMD 342 RWLUGP	STA LDA	IBCMD All	
8AC2 AS 74 PACS 85 85	343	STA	(BBUFF	COMMAND FORMAT IS
FAC: A5 78	7.44	LDA	A1H	DECONNUMBER TABLERS STAFFADDRESS
FACL OF HO	345	STA	IBBUFP+:	matical manager and control of the c
FACE AS 10	346	LDX	A4H A4L	, SEND BLOCK NUMBER VIA X % A
FADI A5 7A FADI 10	347 348	SE1	775	NO INTERUPTS WHILE IN MONITOR
FADA Sec. 14 Feb.	349	JSR	BLOCKIO	DO DISKO PEVER
FAD7 BO AA	350	BCS	RWERROR	GIVE UP IF ERROR ENCOUNTERED
FAD9 E6 7A	351	INC BNE	A4L NOVER	BUMP BLOCK NUMBER
FADE DO 02 FADE ES 7B	3 52 353	INC	A4H	
7468 Eq. 75	354 NOVER	111C	A1H	NUMB RAIS ADDRESS BY \$17 BYTES
FAE1 E6 75	355	TNC	A1H	THE TOP CALLED
FAEG 20 9B F9	356	JSR	TSTA1	,TEST FOR FINISHED ,NOT DONE: DO NEXT BLOCK
FARS 90 DF	357 358	BCC PTS	RWLOOP	THO PONE DO HEXT BESSE
FAE *	359 •	. •		
FALS	360	CHN	MONGB	THE PARTY AND PARTY TO STATE OF THE PARTY TO
FAE9	1 DUMPE	EGU	* * 1 Li	, OUTPUT 1 ROW OF BYTES
FAE9 A5 75 FAEB 85 77	2 3	LDA STA	A1H A2H	
FAED 20 09 FF	4	JSP	TSTROWID	JEST WIDTH MASK INTO ACC
FAFO 05 74	•j	JBV	A1L	
FAF2 85 76	4. •	STA	ARL	TRANCH ALLIAVS
FAF4 DO 06 FAF6	7 8 ★	BNE	DUMPO	BRANCH ALWAYS
FAF6: 4A	9 TSTDUMP	LSR	A	; DUMP?
FAF / PO 95	10 ERPORT	BCS	ERROR	

			4,383	
	91			92
FAF 9 20 09 F9	11 DUMP	JSR	TSTBOWED	SET FOR EITHER 80 OR 40 COLUMNS
5AFC 45 74	12 DUMPS	LDA	AIL	JUSE A4 FOR AS CII DUMP
FAFE 85 7A	13	STA	A4L	
FB00 A5 75	14	LDA	A1H	
FB02 95 7B	15	STA	A4H	
1 604 20 98 10 C	15	JSR	TSTAI	FEST FOR VALID RANGE
- FBU7 80 EE - 51677 20 61 FA	17 13 DUMP:	80S USP	ERROR1 PRINTAL	PRINT ADDRESS AND FIRST SATE
FBOC 20 92 F7	19 DUMP?	USR	NXTA1	MAINT HODRESS AND F (MS): STIE
FBOF BO 10	±0	BCS	DUMPASC	FIND WITH ASCII
FB11 A5 74	21	LDA	A1L	TEST END OF LINE
621 1 25 59	23	AND	MASK	FOR 40/80 COLUMN
Fig. 5.0 05	ز ڍ	BME	DOMP 3	
1817 27 21 80	214	JSR	DUMPASC	
FP1A DO ED	2.5	BNE	DUMP 1	BRANCH ALWAYS
FRIE DO SE FA	26 DUMPG	JSR	PRAIDYTE	
erar aw eb eral	27 30 *	BNE	DOMP2	ALWAYS (ACC JUST PULLED AS \$AO)
F821 AF 7A	ers income as	c i ba	AAL	RESET TO DEGINING OF LINE
6023 25 74	₹,	STA	AIL	The section of the se
FB25 A5 7B	31	LDA	A4H	
ศษลิส 85 75	32	STA	HIA	
FB09 20 73 F/	33	Ų∰ P	PRSPC	PRINT AN EXTRA SPACE
$\{(0,1),(0,1),(0,1),(0,1)\}$	34 AS11	LLV	#44	TO INDEX MEMORY INDIRECT
F 5 2 5 0 1 7 1	بز	1,200	5-516-79-Y	
ମନ୍ତିର ପ୍ରକ୍ରେମ୍ବର	₹#1 =1. #	URA	#480	SET NORMAL VIDEO
- MB32 09 AO - BB34 B0 02	37 39	OMP BOS	#\$AG ^@^^	TEST FOR CONTROL CHARACTERS OF TO PRINT NON CONTROLS
- 60.04 BU 02 - 60.24 A9 AE	ွာရ ျ	LDA	ASC2 #\$AE	OTHERWISE PRINT A SPACE
70 64 PA 05 Pt	4 D. 199	USE.	7, CART	PUT IT OUT
1 to 4 (2) 30 F4	11	i≅ R	nix (A4	SOME BOTH AT AND A4
Strain But On	4.	$\mathbb{R}^{r \times r}$	AST.1	FINISHED
	4 ?	LDA	AIL	TEST END OF LINE
n in age is to be ₹	44	AND	Mask	
*, # + \$ * £5	45	BNE	ASC 1	NOT DONE, PRINT NEXT
18 (18 4 19 5 19 5 19 5 19 6 19 6 19 6 19 6 19 6	45 46 ASC3			NOT DONE, PRINT NEXT
() () () () () () () () () () () () () (45 46 ASC3 47 *	BNE	ASC 1	NOT DONE, PRINT NEXT
18 (18 4 19 5 19 5 19 5 19 6 19 6 19 6 19 6 19 6	45 46 ASC3	BNE	ASC 1	
FB49 38	45 46 ASC3 47 * 48 * 49 *	BNF JMP	ASC1 CROUT	, INDICATE BO COLUMNS DESIPED
FB49 38 FB4A AD 53 00	45 46 ASC3 47 * 48 * 49 * 50 COL80	BNF JMP SEC LDA \$	ASC1 CROUT 	, INDICATE BO COLUMNS DESIFED , GOTO BO COLUMN MODE
FB49 38 FB4A AD 53 CO	45 46 ASC3 47 * 48 * 49 * 50 COLBO 51 52	BNF JMP SEC LDA \$	ASC1 CROUT 	, INDICATE BO COLUMNS DESIPED
FB49 38 FB4A AD 53 CO FB4F B6 O4 FB4F	45 46 ASC3 47 * 48 * 49 * 50 COL80	BNE JMP SEC LDA 9 BCS 9	ASC1 CROUT 	, INDICATE BO COLUMNS DESIPED , GOTO BO COLUMN MODE ; BRANCH ALWAYS
FB49 38 FB4A AD 53 CO	45 46 ASC3 47 * 48 * 50 CDL80 51 52 53 *	BNF JMP SEC LDA \$ BCS S	ASC1 CROUT 	, INDICATE BO COLUMNS DESIFED , GOTO BO COLUMN MODE
FB49 38 FB49 B0 04 FB4F B0 04 FB4F 18 FB4F 18 FB4F 18 FB4F 18 FB50 AD 52 C0 FB58 A5 68	45 46 ASC3 47 * 48 * 49 * 50 COL80 51 52 53 * 54 COL40 55 56 SET80	BNE JMP SEC LDA \$ BCS S CLC LDA \$ LDA \$	ASC1 CROUT ====================================	INDICATE BO COLUMNS DESIRED GOTO BO COLUMN MODE BRANCH ALWAYS INDICATE 40 COLUMNS DESIRED GOTO 40 COLUMN MODE
FB49 38 FB4A AD 53 CO FB4F 18 FB50 AD 52 CO FB53 A5 68 FB55 A5 68	45 46 ASC3 47 * 48 * 49 * 50 COLBO 51 52 53 * 54 COL40 55 56 SET80 57	BNE JMP SEC LDA \$ BCS S CLC LDA \$ LDA M	ASC1 CROUT 	INDICATE BO COLUMNS DESIRED GOTO BO COLUMN MODE BRANCH ALWAYS INDICATE 40 COLUMNS DESIRED GOTO 40 COLUMN MODE ASSUME BO
FB49 38 FB44 AD 53 CO FB4F 18 FB46 AD 52 CO FB55 A5 68 FB55 BG 02	45 46 ASC3 47 * 48 * 49 * 50 COL80 51 52 53 * 54 COL40 55 56 SET60 57 58	BNE JMP SEC LDA \$ BCS \$ CLC LDA \$ L	ASC1 CROUT \$C053 SET80 \$C052 4UDES *\$40 SET80A	INDICATE BO COLUMNS DESIRED GOTO BO COLUMN MODE BRANCH ALWAYS INDICATE 40 COLUMNS DESIRED GOTO 40 COLUMN MODE ASSUME BC AND BRANCH IF IT IS
FB49 38 FB44 AD 53 CO FB4F FB4F 18 FB50 AD 52 CO FB59 BO 02 FB59 29 BF	45 46 ASC3 47 * 48 * 49 * 50 CDL80 51 52 53 * 54 CQL40 55 56 SET60 57 58	BNE JMP SEC LDA \$ BCS S CLC LDA \$ LDA M ORA \$ BCS S	ASC1 CROUT \$C053 SET80 \$C052 4UDES \$440 SET80A	INDICATE BO COLUMNS DESIRED GOTO BO COLUMN MODE BRANCH ALWAYS INDICATE 40 COLUMNS DESIRED GOTO 40 COLUMN MODE ASSUME BO
FB49 38 FB44 AD 53 CO FB4F 18 FB46 AD 52 CO FB55 A5 68 FB55 BG 02	45 46 ASC3 47 * 48 * 49 * 50 COL80 51 52 53 * 54 COL40 55 56 SET60 57 58	BNE JMP SEC LDA \$ BCS \$ CLC LDA \$ LDA MORA \$ BCS \$ AND \$ STA	ASC1 CROUT \$C053 SET80 \$C052 40DES \$\$40 SET80A \$\$BF	INDICATE BO COLUMNS DESIRED GOTO BO COLUMN MODE BRANCH ALWAYS INDICATE 40 COLUMNS DESIRED GOTO 40 COLUMN MODE ASSUME BC AND BRANCH IF IT IS BUT FIX FOR 40 IF NOT
FB49 38 FB50 04 FB55 29 BF FB58 85 68 FB50 09 7F FB56 29 A0	45 46 ASC3 47 * 48 * 49 * 50 COL80 51 52 53 * 54 COL40 55 56 SET80 57 58 59 60 SET80A 61 62	BNE JMP SEC LDA SEC L	ASC1 CROUT 50053 SET80 \$0052 40055 4\$40 6ET80A 4\$BF 400ES 4\$7F	INDICATE BO COLUMNS DESIPED GOTO BO COLUMN MODE BRANCH ALWAYS INDICATE 40 COLUMNS DESIRED GOTO 40 COLUMN MODE ASSUME BC AND BRANCH IF IT IS BUT FIX FOR 40 IF NOT
FB49 38 FB59 00 40 FB58 80 FB59 29 BF FB56 29 A0 FB56 85 66	45 46 ASC3 47 * 48 * 49 * 50 COL80 51 52 53 * 54 COL40 55 56 SET80 57 58 59 60 SET80A 61 62 63	BNE JMP SEC LDA \$ BCS S CLC LDA # BCS S AND # STA AND STA F	ASC1 CROUT SCO53 SET80 #CO52 HODES #\$40 SET80A #\$BF HODES #\$7F	INDICATE BO COLUMNS DESIRED GOTO BO COLUMN MODE BRANCH ALWAYS INDICATE 40 COLUMNS DESIRED GOTO 40 COLUMN MODE ASSUME BO AND BRANCH IF IT IS BUT FIX FOR 40 IF NOT ISOLATE BIT 7 GOTO 7 SEIS NORMAL/INVERSE
FB49 38 FB44 AD 53 CO FB4F 18 FB4F 18 FB50 AD 52 CO FB59 29 BF FB5B 85 68 FB5D 97 7F FB5B 85 66 FB5D 80 02	45 46 ASC3 47 * 48 * 49 * 50 COL80 51 52 53 * 54 COL40 55 56 SET80 57 58 59 60 SET80A 61 62 63 64	BNE JMP SEC LDA \$ BCS S CLC LDA \$ LDA \$ BCS S AND \$ STA P ORD \$ STA P ORD \$ STA P	ASC1 CROUT SCO53 SET80 #\$40 SET80A #\$BF #\$7F #\$7F	INDICATE BO COLUMNS DESIFED GOTO BO COLUMN MODE BRANCH ALWAYS INDICATE 40 COLUMNS DESIRED GOTO 40 COLUMN MODE ASSUME BC AND BRANCH IF IT IS BUT FIX FOR 40 IF NOT ISOLATE BIT 7 GRIT 7 SEIS NORMAL/INVERSE AGAIN ASSUMES 80 COLUMNS
FB49 38 FB44 AD 53 CO FB4F 18 FB50 AD 52 CO FB59 29 BF FB5B 85 68 FB5D 09 7F FB5B 85 66 FB5D 09 7F FB5D 85 66	45 46 ASC3 47 * 48 * 49 * 50 CDL80 51 52 53 * 54 CGL40 55 56 SET80 57 58 59 60 SET80A 61 62 63 64 65	BNE JMP SEC LDA SEC LDA MEDA MEDA MEDA MEDA MEDA MEDA MEDA ME	ASC1 CROUT CROUT SCO53 SETBO MCO52 MUDES MSETBOA MSBF MUDES MSFF MUDES MSFF MSFF MSFF MSFF MSFF MSFF MSFF MS	INDICATE BO COLUMNS DESIRED GOTO BO COLUMN MODE BRANCH ALWAYS INDICATE 40 COLUMNS DESIRED GOTO 40 COLUMN MODE ASSUME BO AND BRANCH IF IT IS BUT FIX FOR 40 IF NOT ISOLATE BIT 7 GOTO 7 SEIS NORMAL/INVERSE
FB49 38 FB44 AD 53 CO FB4F 18 FB4F 18 FB50 AD 52 CO FB59 29 BF FB5B 85 68 FB5D 97 7F FB5B 85 66 FB5D 89 AO FB6D 89 AO FB6	45 46 ASC3 47 * 48 * 49 * 50 COL80 51 52 53 * 54 COL40 55 56 SET80 57 58 59 60 SET80A 61 62 63 64	BNE JMP SEC LDA SEC LDA MEDA MEDA MEDA MEDA MEDA MEDA MEDA ME	ASC1 CROUT CROUT SCO53 SET80 HCO52 HDDES H\$40 SET80A H\$BF HDDES H\$7F H\$AO FORGND SET80B H\$FO BKGND	INDICATE BO COLUMNS DESIPED GOTO BO COLUMN MODE BRANCH ALWAYS INDICATE 40 COLUMNS DESIRED GOTO 40 COLUMN MODE ASSUME BO AND BRANCH IF IT IS BUT FIX FOR 40 IF NOT ISOLATE BIT 7 GRIT 7 SEIS NORMAL/INVERSE AGAIN ASSUMES BO COLUMNS IF NOT, SET FOR/BACKGROUND COLOR
FB49 FB49 FB49 38 FB44 AD 53 CO FB4B BC 04 FB4F 18 FB50 AD 52 CO FB53 A5 68 FB50 AD 62 FB58 BO 02 FB59 BF BB 68 FB50 O9 7F FB56 B5 66 FB50 AD 66 FB50 AD 52 CO FB51 B0 B5 68 FB50 AD 68 FB	45 46 ASC3 47 * 48 * 49 * 50 COL80 51 52 53 * 54 COL40 55 56 SET80 57 58 59 60 SET80A 61 62 63 64 65 65 66 SET80B 67 * 68 CLSCRN	BNE JMP SEC LDA ** BCS S CLC LDA ** LDA ** LDA ** CRA ** BCS S AND ** STA ** BCS S LDA ** LDA * LDA ** LDA ** LDA ** LDA ** LDA * LDA ** LDA ** LDA * LDA ** LDA * LDA ** LDA * LD	ASC1 CROUT CROUT SCO53 SET80 BCO52 40DES #\$40 SET80A #\$BF #0DES #\$7F #\$AO FORMD SET80B #\$FO BKGND	INDICATE BO COLUMNS DESIFED GOTO BO COLUMN MODE BRANCH ALWAYS INDICATE 40 COLUMNS DESIRED GOTO 40 COLUMN MODE ASSUME BC AND BRANCH IF IT IS BUT FIX FOR 40 IF NOT ISOLATE BIT 7 GRIT 7 SEIS NORMAL/INVERSE AGAIN ASSUMES 80 COLUMNS
FB49 38 FB49 18 FB44 AD 53 CO FB50 AD 52 CO FB50 AD 68 FB50 AD 58 FB50 AD 68 FB50 AD 58	45 46 ASC3 47 * 48 * 49 * 50 COL80 51 52 53 * 54 COL40 55 56 SETBO 57 58 59 60 SETBOA 61 62 63 64 65 66 SETBOB 67 * 68 CLSCRN 69	BNE JMP SEC LDA \$ BCS S CLC LDA # LDA BCS AND # STA BCS AND # STA BCS BCS AND	ASC1 CROUT CROUT SC053 SET80 #\$40 SET80A #\$40 SET80A #\$5F #\$7F #\$AO FORGND SET80B #\$FO BKGND	INDICATE BO COLUMNS DESIPED GOTO BO COLUMN MODE BRANCH ALWAYS INDICATE 40 COLUMNS DESIRED GOTO 40 COLUMN MODE ASSUME BO AND BRANCH IF IT IS BUT FIX FOR 40 IF NOT ISOLATE BIT 7 GRIT 7 SEIS NORMAL/INVERSE AGAIN ASSUMES BO COLUMNS IF NOT, SET FOR/BACKGROUND COLOR
FB49 B6 FB44 AD 53 CO FB4F 18 FB4F 18 FB50 AD 52 FB59 B9 FB5B B5 AB FB5D B9 FB5B B5 AB FB5D B0 CO FB5 B0 CO FB5 B0 CO FB5 B0 B5	45 46 ASC3 47 * 48 * 49 * 50 COLBO 51 52 53 * 54 COL40 55 56 SETBO 57 58 59 60 SETBOA 61 62 63 64 65 66 SETBOB 67 * 68 CLSCRN 69 70	BNE JMP SEC LDA SCLOA SCAND STA NORTH STA BCS SCLOA STA BCS SCLOA STA BCS STA	ASC1 CROUT C	INDICATE BO COLUMNS DESIFED GOTO BO COLUMN MODE BRANCH ALWAYS INDICATE 40 COLUMNS DESIRED GOTO 40 COLUMN MODE ASSUME BC AND BRANCH IF IT IS BUT FIX FOR 40 IF NOT ISOLATE BIT 7 GBIT 7 SEIS NORMAL/INVERSE AGAIN ASSUMES BO COLUMNS IF NOT, SET FOR/BACKGROUND COLOR SET CURSOR TO TOP LEFT OF WINDOW
FB49 38 FB49 18 FB44 AD 53 CO FB50 AD 52 CO FB50 AD 68 FB50 AD 58 FB50 AD 68 FB50 AD 58	45 46 ASC3 47 * 48 * 49 * 50 COLBO 51 52 53 * 54 COL40 55 56 SETBO 57 58 59 60 SETBOA 61 62 63 64 65 66 SETBOB 67 * 68 CLSCRN 69 70 71	BNE JMP SEC LDA SCLOA SCAND STA NORTH STA BCS SCLOA STA BCS SCLOA STA BCS STA	ASC1 CROUT C	INDICATE BO COLUMNS DESIPED GOTO BO COLUMN MODE BRANCH ALWAYS INDICATE 40 COLUMNS DESIRED GOTO 40 COLUMN MODE ASSUME BO AND BRANCH IF IT IS BUT FIX FOR 40 IF NOT ISOLATE BIT 7 GRIT 7 SEIS NORMAL/INVERSE AGAIN ASSUMES BO COLUMNS IF NOT, SET FOR/BACKGROUND COLOR
FB49 FB49 FB49 FB49 FB44 AD 53 CO FB4F BO 04 FB4F 18 FB50 AD 52 CO FB55 AD 64 FB55 AD 64 FB55 BO 02 FB59 BF FB58 BD 68 FB50 O9 7F FB58 BD 68 FB50 O9 7F FB58 BD 66 FB50 BD 02 FB50 BD 02 FB50 BD 02 FB50 BD 02 FB50 BD 02 FB50 BD 02 FB50 BD 55 FB50 BD 55 FB50 BD 55 FB50 BD 55 FB50 BD 55 FB50 BD 55 FB60 BD 55 FB	45 46 ASC3 47 * 48 * 49 * 50 COLBO 51 52 53 * 54 COL40 55 56 SETBO 57 58 59 60 SETBOA 61 62 63 64 65 66 SETBOB 67 * 68 CLSCRN 69 70	BNE JMP SEC LDA SEC L	ASC1 CROUT SCO53 SET80 #CO52 #GUDES #\$40 SET80A #\$BF #GUDES #\$7F #\$AO FORGND SET80B #\$FO BKGND	INDICATE BO COLUMNS DESIFED GOTO BO COLUMN MODE BRANCH ALWAYS INDICATE 40 COLUMNS DESIRED GOTO 40 COLUMN MODE ASSUME BC AND BRANCH IF IT IS BUT FIX FOR 40 IF NOT ISOLATE BIT 7 GBIT 7 SEIS NORMAL/INVERSE AGAIN ASSUMES BO COLUMNS IF NOT, SET FOR/BACKGROUND COLOR SET CURSOR TO TOP LEFT OF WINDOW
FB49 FB49 FB49 38 FB49 38 FB44 AD 53 CO FB4F 18 FB50 AD 52 CO FB53 A5 68 FB50 AD 52 CO FB53 A5 68 FB50 AD 52 CO FB53 A5 68 FB50 AD 52 CO FB59 BO O2 FB59 BO O2 FB59 BO O2 FB59 BO A5 68 FB5D O9 7F FB50 B5 68 FB5D O9 7F FB51 B5 66 FB50 A5 56 FB61 B5 67 FB61 B5 50 FB61 B5 50 FB61 B5 50 FB61 A5 5A FB6F B5 5D FB71 A5 5C FB73 48	45 46 ASC3 47 * 48 * 49 * 50 COL80 51 52 53 * 54 COL40 55 56 SET80 57 58 59 60 SET80A 61 62 63 64 65 66 SET80B 67 * 68 CLSCRN 69 71 71 72 * 73 CLEOP 74	BNE JMP SEC LDA SEC LDA MEDA MEDA MEDA MEDA MEDA MEDA MEDA ME	ASC1 CROUT SCO53 SET80 SCO52 40DES 4540 SET80A #SBF #GDES #SFF #SAO FORGND SET80B #SFO BKGND MARGIN CH JINTOP CV	INDICATE BO COLUMNS DESIPED GOTO BO COLUMN MODE BRANCH ALWAYS INDICATE 40 COLUMNS DESIRED GOTO 40 COLUMN MODE ASSUME BC AND BRANCH IF IT IS BUT FIX FOR 40 IF NOT ISOLATE BIT 7 GBIT 7 SEIS NORMAL/INVERSE AGAIN ASSUMES 80 COLUMNS IF NOT, SET FOR/BACKGROUND COLOR SET CURSOR TO TOP LEFT OF WINDOW NOW DROP INTO CLEAR END OF PAGE
FB49 FB49 FB49 FB49 FB44 AD 53 CO FB48 BO 04 FB4F 18 FB50 AD 52 FB50 AD 68 FB50 AD 68 FB50 AD 68 FB50 AD 68 FB50 AD 68 FB50 AD 68 FB50 BO 02 FB59 29 BF FB58 B5 66 FB58 B5 66 FB58 B5 66 FB59 29 AO FB59 A9 FO FB69 A5 50 FB69 A5 50 FB71 A5 50 FB71 A5 50 FB71 A5 50 FB71 A5 50 FB71 A5 50	45 46 ASC3 47 * 48 * 49 * 50 COL80 51 52 53 * 54 COL40 55 56 SET80 57 58 59 60 SET80A 61 62 63 64 65 66 SET80B 67 * 68 CUSCRN 69 70 71 72 * 73 CLEOP 74 75	BNE JMP SEC LDA SEC LDA MEDA SEC SEC LDA MEDA SEC SEC LDA MEDA SEC SEC LDA MEDA SEC	ASC1 CROUT SCO53 SET80 #CO52 #GUDES #\$40 SET80A #\$BF #GUDES #\$7F #\$AO FORGND SET80B #\$FO BKGND	INDICATE BO COLUMNS DESIPED GOTO BO COLUMN MODE BRANCH ALWAYS INDICATE 40 COLUMNS DESIRED GOTO 40 COLUMN MODE ASSUME BC AND BRANCH IF IT IS BUT FIX FOR 40 IF NOT ISOLATE BIT 7 GBIT 7 SEIS NORMAL/INVERSE AGAIN ASSUMES 80 COLUMNS IF NOT, SET FOR/BACKGROUND COLOR SET CURSOR TO TOP LEFT OF WINDOW NOW DROP INTO CLEAR END OF PAGE
FB49 FB49 FB49 FB49 FB44 AD 53 CO FB48 BO 04 FB4F 18 FB50 A5 68 FB50 A5 68 FB50 BO 02 FB59 B9 68 FB50 B9 68 FB50 29 BF FB5B B5 66 FB50 B9 77 FB51 B0 02 FB59 B5 66 FB50 B5 67 FB51 B0 02 FB51 B5 67 FB61 B5 67 FB61 B5 50 FB63 A9 FO FB64 B5 50 FB67 A5 50 FB65 B5 50 FB67 B5 50 FB71 A5 50 FB73 A5 50 FB73 A5 50 FB74 A5 50 FB75 A5 50 FB76 A5 50 FB77 A5 50 FB	45 46 ASC3 47 * 48 * 49 * 50 COLBO 51 52 53 * 54 COL40 55 56 SETBO 57 58 59 60 SETBOA 61 62 63 64 65 66 SETBOB 67 70 71 72 * 73 CLEOP 75 75	BNE JMP SEC LDA SEC LDA ME BCS SEC LDA ME BCS SEC LDA ME BCS AND	ASC1 CROUT SCO53 SET80 BCO52 MUDES **40 SET80A **57F **540 SET80B **57F **50 SET80B SET80B	INDICATE BO COLUMNS DESIPED GOTO BO COLUMN MODE BRANCH ALWAYS INDICATE 40 COLUMNS DESIRED GOTO 40 COLUMN MODE ASSUME BC AND BRANCH IF IT IS BUT FIX FOR 40 IF NOT ISOLATE BIT 7 GBIT 7 SEIS NORMAL/INVERSE AGAIN ASSUMES 80 COLUMNS IF NOT, SET FOR/BACKGROUND COLOR SET CURSOR TO TOP LEFT OF WINDOW NOW DROP INTO CLEAR END OF PAGE
FB49 FB49 FB49 FB49 FB44	45 46 ASC3 47 * 48 * 49 * 50 COLBO 51 52 53 * 54 COL40 55 56 SETBO 57 58 59 60 SETBOA 61 62 63 64 65 66 SETBOB 67 70 71 72 * 73 CLEOP 74 75 75 76 77	BNE JMP SEC	ASC1 CROUT CROUT SCO53 SET80 #\$40 SET80A #\$BF #\$7F #\$AO FORGND SET80B #\$FO BKGND MARGIN CH JINTOP CV SETCV	INDICATE BO COLUMNS DESIPED GOTO BO COLUMN MODE BRANCH ALWAYS INDICATE 40 COLUMNS DESIRED GOTO 40 COLUMN MODE ASSUME BO AND BRANCH IF IT IS BUT FIX FOR 40 IF NOT ISOLATE BIT 7 GIT 7 SEIS NORMAL/INVERSE AGAIN ASSUMES BO COLUMNS IF NOT, SET FOR/BACKGROUND COLOR SET CURSOR TO TOP LEFT OF WINDOW NOW DROP INTO CLEAR END OF PAGE SAVE CURRENT CURSOR POSITION
FB49 FB49 FB49 FB49 FB44 FB47 FB47 FB47 FB47 FB47 FB47 FB50 AD 52 CO FB50 AD 52 CO FB50 AD 64 FB50 AD 64 FB50 FB50 BD 02 FB50 BD 68 FB50 BD 77 FB50 BD 68 FB50 BD 68 FB50 BD 68 FB50 FB50 BD 77 FB50 FB50 BD 68 FB50 FB50 FB50 BD 68 FB50 FB50 FB50 FB50 FB50 FB50 FB50 FB50	45 46 ASC3 47 * 48 * 49 * 50 COLBO 51 52 53 * 54 COL40 55 56 SETBO 57 58 59 60 SETBOA 61 62 63 64 65 66 SETBOB 67 70 71 72 * 73 CLEOP 75 75	BNE JMP SEC 4 SEC	ASC1 CROUT C	INDICATE BO COLUMNS DESIPED GOTO BO COLUMN MODE BRANCH ALWAYS INDICATE 40 COLUMNS DESIRED GOTO 40 COLUMN MODE ASSUME BC AND BRANCH IF IT IS BUT FIX FOR 40 IF NOT ISOLATE BIT 7 GBIT 7 SEIS NORMAL/INVERSE AGAIN ASSUMES 80 COLUMNS IF NOT, SET FOR/BACKGROUND COLOR SET CURSOR TO TOP LEFT OF WINDOW NOW DROP INTO CLEAR END OF PAGE
FB49 FB49 FB49 FB49 FB44	45 46 ASC3 47 * 48 * 49 * 50 COL80 51 52 53 * 54 COL40 55 56 SET80 67 68 SET80 67 68 SET80 67 71 72 * 73 CLEOP1	BNE JMP SEC 4 SEC	ASC1 CROUT C	INDICATE BO COLUMNS DESIPED GOTO BO COLUMN MODE BRANCH ALWAYS INDICATE 40 COLUMNS DESIRED GOTO 40 COLUMN MODE ASSUME BO AND BRANCH IF IT IS BUT FIX FOR 40 IF NOT ISOLATE BIT 7 GIT 7 SEIS NORMAL/INVERSE AGAIN ASSUMES BO COLUMNS IF NOT, SET FOR/BACKGROUND COLOR SET CURSOR TO TOP LEFT OF WINDOW NOW DROP INTO CLEAR END OF PAGE SAVE CURRENT CURSOR POSITION

		4,383,	
FB84 90 F4	93	CLEOP1	94
FB86: 68	83 PLA		
FB87: A8 FB88: 68 FB89: 85-50	84 TAY 85 PLA 86 STA		RESTORE CURSOR POSITION
FB8B 98 FB8C B0 23 FB8E	87 TYA 88 BCS		GET OLD CV IN ACC AGAIN BRANCH ALWAYS
FB9E: A5 5C FB90: 4C 89 FC FB93	90 CLEOL LDA 91 JMP 92 *		CLEAR TO END OF LINE FIRST
FB93 C9 B0 FB95 90 65 FB97 C9 BD FB99 DO 3A	93 CONTROL CMP 94 BCC 95 TSTCR CMP 96 BNE	DISPLAYX ##8D	, IF INVERSE ; IF CARRAGE RETURN THEN NEW LINE
FB9B 20 8E FB FB9E 20 03 FB FBA1 40 02 FC FBA4	97 CARRAGE USR 98 USR 99 MP	SETCHZ	FIRST CLEAR TO THE END OF THIS LINE RESET CURSOR AND GOTO NEXT LINE (CARRY THEN GOTO THE NEXT LINE. IS SET)
FBA4 FBA4 A5 5D FBA6 C6 5D	101 *	CV	TEST FOR TOP OF SCREEM ANTICIPATE 'NOT' TOP
FBA8 C5 5A FBAA DG GG FBAC A5 5B FBAE: 38	105 BNE	CURUP1 DA WINBTM	, IT'S NOT TOP, CONTINUE. ; WRAP AROUND TO BOTTOM , DECREMENT BY ONE
FBAF E9 01 FBB1 85 5D	108 51	B 7 # #	FRAVE NEW VERTICAL LINE
EBB3	- 109 SETCV - 51 - 110 BARRAL F		, SAZE NEW VERTICAL CINE
FBB3	111 CURDNI E		GET VALUES FOR FIRST PAGE (\$400)
FBB3 A5 5D FBB5 10 4E		DA SV PU BASCALOI	-
FBB7	114 1		
FRB7 24 66	- 115 (0)M(15H1) (c - 115		TEST FOR SO OR 40
FBB9:70 02 FBBB:E6 50		1. 11.08F1 (81.08F)	
FBBD E6 50	118 RIGHT - P	ल्या चेम्	, BUMP CURDSR HORIZONTAL
FBBF: A5 50 FBC1 C5 54		21 - 6 4 86 - 815 -6114 -	TEST FOR NEW LINE
FBC3 A5 58		na Emarain	JUST IN CASE WE HAVE
FRC5 90 50		TO CHARACTE	CURSOR AT START OF MEXT LINE
FBC7 85 50 FBC9	- 123 SETOVH 5 - 124 *DF 3P INT.		
FBC9	1_5 #		The August of the Child Line
- CBC9 E6 50 - FBCB A5 50	- E A 37分数例11 J1 - 197	NE S. DASSES V	:MOVE CURSOR DOWN ONE LINE :ANTICIPATE NOT POITCM
FBCD (5 %B		MERITIN ON	TEST FOR BUTTOM
FBCF 90 E2		CC CURDNI	
FBD1:A5 5A FBDB 87 DC		DA WINTOP CS SETCV	BRANCH ALNAYS
e B D S			a
- FBD5 (9 85 - FBD7 D0 30	- 123 (NEWACE OF OF - 154 B	MP #\$88 NE TSTBELL	, DACKE PACE ?
FPD9 24 58	135 CURLEFT B		FEST FOR FORTY OR EIGHTY MODE
FBDD 70 02 FBDD 66 50		VS LEFT 80	
FDDF (4.50		EC CH EC CH	
FRE1 30 06		MI LESTUM	
FBES 05 58		DA CH MP LMARGIN	FEST FOR WRAP AROUND
FBE7 10 3B		PL CTRLRET	
F889 20 A4 FB		SR CURUP	
1860 A5 59 FIRE 35 50		DA RMARGIN. TA CH	, SAVE NEW CURSOR POSITION
FBMO LO FI	145 Bi	NE CURLEFT	ERANCH ALNAYS
FBF2 FBF2: CP AO	147 # 148 COUT2 C	MP #\$A0	, IS IT CONTROL CHARACTER
FBF4 90 9D		CC CONTROL	in a control of the substitute of the base of the transfer of builting
FBF5 24 28	150 B	IT MODES	TEST FOR INVERSE
FBF8 30 02	1/51 BI	MI DISPLAYX	, NO PUT IT DUT

					95		4,383,2	96 96
		٠,				ALID	44.49.771.1	
185 A 188 B				177	DISPLAN	-	##7) 01001AV	BINIE HI DIL
6.00 C	20	, 0	1	154		A GOIN	Distant	
1.000		p.7	FB		INCHORE	JSR	CURIGH1	, MOVE CURSOR RIGHT
				11.	TIX FE IN	7:10	SCHOLL	II'S BOTTON, RESET CHES AND SCHOLL
: "	-			1.1		1.1		JAETET CHIONL+
				111				
F.					BARCAL			- CALC BASE ADR IN BAS4L/H
r v	•			150 161		PHA LSR	A	FOR GIVEN LINE NO.
í				162		AND	#\$03	000=LINE NO. 0=\$17
100				1 ი3		ORA	#\$04	ARG=000ABCDE, GENERATE
F 000				164		STA	BAS4H	; BAS4H=000001CD
FCOE				165		EOR	##Ç	
7 7 1 7 5 1 9		·· 1		166 167		STA	BASSH	ANII
1111		160		108		PLA AND	#\$18	; AND → BASHL=EABABOGO
1015				159		BCC	BSCLC2	7 ALTHOUGH BUTTON STO
1717	69	7F		170		ADC	#\$7F	
57/19		5E			BSCLC2	STA	BAS4L	
10 1 1 1				172		ASL.	A	
$^{++}$ 10 $^{+}$ 10 $^{+}$		1,5"		1.73		ASL	A BAS4L	
5 1 1 H				175		STA	BAS4L	
5021				176		STA	BASBL	SAME FOR PAGE 2
FC23	23			177		PLP		
	5.5				CTH. RET	RTS		
1 21				1.79		151.15		CAME CAMENADED
F 1255				181	CORE	PHA STY	TEMPY	, SAVE CHARACTER
6028				182			TEMPX	
FORA			Fú	183		JSR	COUT1	
$T^{-1} \in \Gamma$; ⊴4		L.Dir	TEMPY	
				ية بن ي		LDx	TEMPX	
4 3 3 4				100		RTS		
+ 13∂ F033	63.7.			187 188	*	кта		
1 F033	60	6E	00		COUTI	9MC	(CSUL)	NORMALLY COUT!
F17.34				190	rt .			•
F 1 24					15 FBELL		#\$87	BELL?
FC3A	i,it	k T		192 193	_	BNE	LNFD	NO TEST FOR FORM FEED
FC3A	A2	10			BELL	LDX	#\$10	
FC3C				195		TXA		
FCBD					BELLI	TAY		
F 0.36					Bellium	BII	#FFDB	
Frair Frair				190 190	BELLS		BELLE \$FFD8	
FC43				200	DE 1.C.3	BNE	BELLS	
1000				201		DEY		
	(+)	63		#OLL		FNE	BE . #2	
4.5			CO			BIT	4000 0	
Frag.				2014 2006		jil. Dage	50 · •	
FC46 F 651				205 205		BNE	BeuL1	
F 0.50				3 .	al			
F . 15		· •				- N#		LINE FEED?
F-154						6000	CTRURET	
សក្ក ការការ						75P	CURDOWN	,
#659 #650				1114 2112		BCC	CIRCRET	BRANCH IF NO SCROLL NECESSARY.
#0.5B					SORULL.	LDA	WINTOP	START WITH TOP LINE
				1.5		PHA	 -	SAVE IT FOR NOW
$C \subseteq \{x_{\underline{k}}\}$		e.	٠.	: .				GET BASCALC FOR THIS LINE
					. CP1.1	⊕D≯ • DA	#3	MOVE CURRENT BASCALC AS DESTINATION
B C → B C →				- l 135	SCRUZ	CDA STA	BAS4L,X TBAS4L,X	; (TEMPORARY BASE ADDR.)
F				219		DEX	· BMGTL/ A	/ CIGH GRANCE DAVIS ADDR. /
C.						BPL	SCRL2	
F 1 F=				2.23		PLA		GET DESTINATION LINE

	07	4,383	296
MAIN 18	97		98
	222 CL(*1	CALCULATE SOURCE LINE
FCAE: C5 5B	224 CM	WINBTM	IS IT THE LAST LINE?
	225 80° 226 PH		; YES, CLEAR IT , SAVE AS NEXT DESTINATION LINE
FC73:20 B1 FB	227 JSI	R SETOV	GET BASE ADDR FOR SOURCE LINE
_	228 LD/ 2 29 LSI		MOVE SOURCE TO DESTINATION ; DIVIDE BY 2
	230 TA		
	ଅଞ୍ଚ SCRLG DE ଅଞ୍ଚ ଖଣ		,DONE YETT ,YES, DO NEXT LINE
	333 LD	7	THE ST DO NEW TOTAL
	234 ST 235 L.D.		MOVE BOTH PAGES
	235 L.D . 23 5 ST		
	237 80		BRANCH ALWAYS BLANK FILL THE LAST LINE.
	230 LASTUN ED: 239 CLEOL1 ES		DIVIDE BY 2
FCBA AB	240 TA		
	241 BC! 242 UD:		(NORMALLY A SPACE)
F78F 91 5E	243 S.F.	A BASALT, Y	
	240 CLEDL2 (D) 245 ST		(IF 80 COLUMNS) ALSO A SPACE:
FC 95: C 8	246 IN	4	
	247 TY: 249 ASI		TEST FOR END OF LINE MULT BY 2 AGAIN
	249 (M		
	250 BC 251 RT		ACONTINUE IF MORE TO DO ACCUMENTATION OF THE PROPERTY OF THE P
	251 RT 252 *	מ	
	253 DISPLAY BI		FITEST FOR 40 OR 80 FISHORE THE SINGLE CHARACTER AND RETURN
	254 BV 255 US		, INCURE PROPER 40 COLUMN 61. LAY
FCA3. 06: 50	256 AS	r, CH	DY DROPPING BIT O
	257 JS 258 LD		,DISPLAY IN \$400 PAGE. ;ALSO SET BACKGROUND COLOR
FCAA 91 60'	259 DSPRKGND S	TA (BASEL), Y	•
•	교60 유년 261 #	S	
	282 DSPL80 PH	A	PRESERVE CHAPACTER
	263 L.D 264 L.S		DETERMINE WICH PAGE
	265 TA		
	266 PL 267 BC		, BRANCH IF \$500 PAGE
	268 ST		Threaten II adds that
	269 RT	s	
	270 * 271 NOTCR LD	A (INBUF), Y	ECHO CHARACTER
FCBA 20 25 FG	2 72 JS	R COUT	· BACKSPACE*
	273 CM 274 BE		- GRUNDENC
FCC1 C9 98	275 CM	P #\$98	, CANCEL ?
	276 BE 277 IN		
FCC7 A5 80	278 t.D	A TEMP	
FCC9 (9,50 FCCB: DO 17	279 °M 280	P #1NBUFLEN BNE NXTCHAR	, NO WRAF AROUND ALLOWED.
FCCD: A9 DC		LDA ##DC	DUTPUT BACKSLASH
FOCE 20 25 FC		JSR COUT JSR CROUT	
FCD2: 20 EF FC FCD5.		USR CROUT EGU *	
FCD5: A5 6B	285 GETLN	LDA PROMPT	
FCD7:20 25 FC FCDA:A0 01		JSR COUT LDY #1	
FCDC: 84 80		STY TEMP	START AT BEGINNING OF INBUF
FCDE: A4 80	289 BKSPCE	LDY TEMP	
FCE0:F0 F3 FCE2:C6 80		BEG GETLN DEC TEMP	BACK UP INPUT BUFFER
FCE4: 20 60 FD			GET INPUT
FCE7: A4 80	293	LDY TEMP	

		4,383,2	296
99			100
FCE9: 91 7E 294	STA	(INBUF),	(
FCEB: C9 8D 295 FCED: DO C9 296	CMP	#\$8D	
FCEF 297 CROU	BNE IT EQU	NOTCR *	
FCEF: 20 00 00 298	BIT	KBD	; TEST FOR START/STOP
FCF2: 10 13 299	BPL.	NOSTOP	
FCF4: 20 2E FD 300 FCF7: C9 A0 301	7.3.6	KEYIN3	READ KBD
FCF7:C9 A0 301 FCF9:F0 07 302	CMP BEQ	#\$AO STOPLST	; IS IT A SPACE? ; YES, PAUSE TIL NEXT KEYPRESS.
FCFB: C9 8D 303	CMG	#\$8D	GUIT THIS OPERATION?
FCFD: DO 08 304	TOUR	NOSTOP	; NO, IGNORE THIS KEY.
FCFF: 4C 8B FA 305	JMP	EHPOR2	; YES, RESTART
FD02 AD 00 CO 306 STOF FD05:10 FB 307	LST LDA BPL	KDD STEDLET	
FD07: A9 8D 308 NOST		STOPLST ##8D	
FD09:40 25 FC 309	JMP	COUT	
FDOC. 310 *			
FD0C: 6C 70 00 311 RDKE	Y JMP	(KSNL)	
FD0F: 312 * FD0F: A9 7F 313 KEYI	N LDA	#\$7F	. MARKET COLUMN TO THE PROOF OF THE COLUMN
FD11:85-63 314	STA	TBAS4H	MAKE SUPE FIRST IS CURSOR
FD13:20 88 FD 315	JSR	PICK	GO READ SCREEN
FD16: 48 316 KEYI	N1 PHA		SAVE CHR AT GUERGE FORITION
FD17:20 35 FD 317 FD14:B0 08 318	JSR	KEYWAIT	TEST FOR KEYPRESS
FD1A:B0 08 318 FD1C:A5 69 319	BCS LDA	KEYIN2 CURSOR	GO GET IT GOIVE THEM AN UNDERSCORE FOR A TIME
FD1E: 20 9D FC 320	USR	DISPLAY	FOR A FIRE
FD21:20 35 FD 321	JSR	KEYWAIT	GO SEE IF KEYPRESSED
FD24: 68 322 KEYI			
FD25: 08 323 FD26: 48 324	PHP PHA		SAVE KEYPRESS STATUS
FD27: 20 9D FC 325	USR	DISPLAY	
FD2A: 58 326	PLA	222. 2	
FD2B: 29 327	PLP		
FD2C: 90 E8 328	BCC	KEYIN1	
FD2E: AD 00 CO 329 KEYI FD31: 20 10 CO 330 MEYI		KBD KBDSTRB	;READ KEYBOARD ;CLEAR KEYBOARD STROBE
FD34: 60 331	HTS	RBUSIRB	CLEAR RETBURND STRIBE
FD05: E6 62 332 KEYW		TDAS4L	JUST KEEP COUNTING
FD37: DO 09 333	€ ¹ F	KWAIT2	
FD39:E6-63 334 FD3B:A9-7F 335	174	TBASAH #\$7F	TECT FOR BONE
FDSD: 18 336	LDA CLC	# 35 / F	TEST FOR DONE
FD3E: 25 63 337	AND	TBAS4H	
FD40:F0 05 338	BEG KEY	RET RET	TURN IF TIMED OUT
FD42: OE 00 CO 339 KWAIT2 FD45: 90 EE 340	BCC KEY	JA T T	
FD47 60 341 KEYRET	RIS	**** *	
FD48 342 #			
FD48 343 * FD48 344 E503	EQU #		
FD48 20 77 FD 345	JSR GOES		
FD#B A5 68 346 ESCAPE FD40 29 80 347	I.DA MODE		TO + SIGN FOR CUPTURE IN VER
FD4F 49 AB 348	EOR #\$AI		
FD51:85 69 349	STA CURS		AD MENT SHAFACTED
FD53: 20 OC FD 350 ESC1 FD56: AO OB 351	JSR RDKE		AD NEXT CHARACTER BT FOR ESCAPE COMMAND
FD58 D9 F0 FF 352 ESC2		ABL, Y	
FD5B FO EB 353 FE5D 88 354	BEG ESC:	3	
FD5E.10 FB 355	BPL ESC	2 + 1.00	OP TIL FOUND OR DORE
FD60. 356 *			
FD60.A9 80 357 RDCHAR 5D62.25 68 358	AND MODE		READ A CHARACTER
FD&4 85 69 359	STA CURS		ZE STANDARD CURSOR.
FD66 20 00 FD 360	JSR RDKE		CARE CHARACTER
FD69:09 9B 361 FD6B:FO DE 362	CMP #\$91		CAPE CHARACTER®
FD6D C9 95 363	CMP #\$95	; FOF	RWARD COPY?
FD6F D0 D6 364 FD71:20 88 FD 365	BNE KEYF		CHARACTER FROM SCREEN
	34 F 10F	, 4	Company of the Compan

0.5	4,3	83,296
97		98
FC68: 10 222 FC6C: 69 01 223	CLC ADC #1	CALCULATE SOURCE LINE
FC6E: C5 58 224	CHP WINBTH	IS IT THE LAST LINE?
FC70 BO 15 225 FC72 48 226	BCS LASTEN PHA	; YES, CLEAR IT , SAVE AS NEXT DESTINATION LINE
FC73: 20 B1 FB 227	JSR SETCV	GET BASE ADDR FOR SOURCE LINE
FC76 A5 59 228	LDA RMARGIN	, MOVE SOURCE TO DESTINATION
FC78:4A 229 FC79:A8 230	LSR A TAY	DIVIDE BY 2
FC7A-88 231 SCR	L3 DEY	, DONE YET!
FC78 30 E4 232 FC7D B1 5E 233	BMI SCRUI LDA (BAS4L)	, YES, DO NEXT LINE V
FC7F: 91 62 234	STA (TBAS4L)	, Y
FC81: B1 60 235		Y MOVE BOTH PAGES
FC85-90-F3 235	STA (FBASEL) BCC SCRL3	Y BRANCH ALWAYS
FC87 A5 58 278 LAS		BLANK FILL THE LAST LINE.
FC89 4A 239 CLE		DIVIDE BY 2
FC8A A8 240 FC8B: BO 04 241	TAY BCS CLEUL2	
FC80 A5 66 242	LOA FORGND	(NORMALLY A SPACE)
F08F 91 5E 243 F091 A5 67 244 CLE	STA (BAS4L). DL2 (DA BKGND	Y . (IF 80 COLUMNS, ALSO A SPACE)
FC93.91 60 245	STA (BASEL),	
FC95 C8 246	INY	THE TOP THE OF LINE
FC96 98 247 FK97/OA 249	TYA Abl a	;TEST FOR END OF LINE .MULT BY 2 AGAIN
F176 05 59 249	CME PMARGIN	
FC9A.90 ED 250	BCC PLEGLI	CONTINUE IF MORE TO DO
FC9C 60 251 FC9D 252 *	RTS	; ALL. DONE.
	PLAY BIT MODES	TEST FOR 40 OR BO
FC 7F 7G 0C 254 FCA1:46 5C 255	BUS PARLED Jar 14	STORE THE SINGLE CHARACTER AND RETURN INDURE PROPER 40 COLUMN 01. LAY
FCA1:46 50 255 FCA3 06 50 256	ASI, CH	DY DROPPING BIT O
FCA5.20 AD FC 257	JSR DSPL60	, DISPLAY IN \$400 PAGE.
FCAB: A5 67 258 FCAA 91 60' 259 DSP	LDA BKGND BKGND STA (BASƏL).	; ALSO SET BACKGROUND COLOR
FCAC 60 . 260	RIS	
FCAD 261 s	Contract Books	, PRESERVE CHAPACTER
FCAD 48 262 DEP FCAE A5 50 263	LBO PHA LDA CH	DETERMINE WICH PAGE
FCBO: 4A 264	LSR A	
FCB1 AB 265 FCB2:68 266	TAY PLA	
FCB2:68 266 FCB3:80:F5 267	BOS DSPBKGND	, BRANCH 1F \$900 PAGE
FCB5 91 5E 268	STA (BAS4L)	Y
FCB7.60 269 FCB8 270 *	RTS	
FCB8 B1 7E 271 NOT	CR LDA (INBUF),	Y FECHO CHARACTER
FCBA 20 25 FC 272	JSR COUT	· BACKSPACE T
FORD C9 88 273 FORD FO 1D 274	OMP # #88 889 BKSPCE	, GACPOFOLD
FCC1 C9 98 275	OMP #\$98	, CANCEL 2
FCC3.FO 08 276 FCC5:E6 80 277	BEG CANCEL INC TEMP	
FCC5: E6 80 277 FCC7 A5 80 278	DA TEMP	
FCC9 (9,50) 279	OMP #INBUFLE	
FCCB: DO 17 280 FCCD: A9 DC 281 CA	BNE NXTCH OD## ADA #BDC	AR ,NO WRAF AROUND ALLOWED. ;OUTFUT BACKSLASH
FOOF RO 25 FC 282	USR COUT	, where the service of the transfer than 1
FCD2: 20 EF FC 283	USR CROUT	
FCD5: 284 GE FCD5: A5 4B 285 GE		.
FCD5: A5 6B 285 G8 FCD7: 20 25 FC 286	JSR COUT	ı
FCDA: AO 01 287	LDY #1	
FCDC: 84 80 288	STY TEMP	START AT BEGINNING OF INBUF
FCDE: A4 80 289 BF FCEO: FO F3 290	GPCE LDY TEMP BEO GETLN	
FCE2: C6 80 291	DEC TEMP	BACK UP INPUT BUFFER
FCE4: 20 60 FD 292 N	CTCHAR USR RDCHA	R GET INPUT
FCE7: A4 80 293	LDY TEMP	

4,383,296						
99		7,303,23	100			
FCE9: 91 7E 294 FCEB: C9 8D 295 FCED: D0 C9 296 FCEF: 20 00 C0 298 FCF2: 10 13 299 FCF4: 20 2E FD 300 FCF7: C9 A0 301 FCF9: F0 07 302	STA CMP BNE EQU BIT BPL JCP CMP BEG	(INBUF), Y ##8D NOTCR # KBD NOSTOP KEYIN3 ##AO STOPLST	; TEST FOR START/STOP ; READ KBD ; IS IT A SPACE? ; YES, PAUSE TIL NEXT KEYPRESS.			
FCFB: C9 8D 303 FCFD: D0 08 304 FCFF: 4C 8B FA 305 FD02: AD 00 C0 306 STOPL FD05: 10 FB 307 FD07: A9 8D 308 NOSTO FD09: 4C 25 FC 309 FD0C: 310 * FD0C: 6C 70 00 311 RDKEY	BPL P LDA JMP	######################################	; GUIT THIS OPERATION? ; NO. IGNORE THIS KEY. ; YES, RESTART			
FDOF: 312 * FDOF: A9 7F 313 KEYIN FD11: 85 63 314	LDA STA	#\$7F TBAS4H	; MAKE SURE FIRST IS CURSUR			
FD13: 20 88 FD 315 FD16: 48 316 KEYIN FD17: 20 35 FD 317 FD14: 80 08 318 FD10: A5 69 319	JSR I1 PHA JSR BCS LDA	PICK KEYWAIT KEYIN2 CURSCR	; GO READ SCREEN ; SAVE OHE AT CUESCE FOITTION ; TEST FOR KEYPRESS ; GO GET IT ; GIVE THEM AN UNDERSCORE FOR A TIME			
FD1E:20 9D FC 320 FD21:20 35 FD 321 FD24:68 322 KEYIN	JSR	DISPLAY	GO SEE 1F KEYPRESSED			
FD25: 08 323 FD24: 48 324 FD27: 20 9D FC 325 FD2A: 58 326 FD2B: 28 327 FD2C: 90 E8 328	PHP PHA JSR PLA PLP	DISPLAY KEYIN1	; SAVE KEYPRESS STATUS			
FD2E: AD 00 CO 329 KEYIN FD31: 2C 10 CO 330 MEYIN	3 LDA	KBD KBDSTRB	READ KEYBOARD CLEAR KEYBOARD STROBE			
FD34: 60 331 FD25: E6 62 332 KEYWA FD37: D0 09 333 FD39: E6 63 334	(; 'F	TDAS4L KWAITZ TBAS4H	; JUST KEEP COUNTING			
FD3B: A9 7F 335 FD3D: 18 336	LDA CLC	#\$7F	; TEST FOR DONE			
FD3E: 25 63 337 FD40: F0 05 338	AND Beg Keyri	TBAS4H ET F retu	RN IF TIMED OUT			
FD47 60 341 KEYRET (FD48 342 * FD48 343 *	BCC KEYW	AIT .				
FD48 20 77 FD 345 FD48 A5 68 346 ESCAPE 5 FD4D 29 80 347 FD4F 49 AB 348 FD51:85 69 349	EQU # USR GOES(DA MODES AND #\$80 EOR #\$AB STA CURS(USR RDKE)	S √SETT OR	0 + 510N FOR CURRING NOVER			
FD56, AO 08 351 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	_DY #8	, TEST ABL, Y	FOR ESCAPE COMMAND TIL FOUND OR DONE			
FD62:25 68 358 FD64 85 69 359 FD66 20 00 FD 360	LDA ##80 AND MODES STA CURSI USR RDKEY	S OR , SAVE Y	EAD A CHARACTER STANDARD CURSOR. PE CHARACTER			
FD6B:FO DE 362 FD6D:C9 95 363 FD6F:DO D6 364	BEG ESCAP CMP #\$95 BNE KEYRE USR PICK	PE ; FORW ET	ARD COPY? CHARACTER FROM SCREED			

```
4,383,296
                   101
                                                                102
                                        SET TO NORMAL ASCII
FD74 09 80
              366
                         ORA
                              #$B0
FD76: 60
              367
                         RTS
FD77:
              368 *
FD77: A9 FB
              369 GOESC
                         LDA #<CLSCRN
FD79.48
              370
                         PHA
FD7A B9 7F FD
                         LDA ESCVECT, Y
              371
              372
FD7D.48
                         PHA
              373
FD7E: 60
              374 *
FD7F
                             CLEOL-1
FD7F 8D
              375 ESCVECT DFB
FD80 70
              375
                         DFB
              377
                              CLSCRN-1
FD81 63
              378
                         DFB
                              COL40-1
FD82 40
              379
                         DFB
                              COL80-1
FD83 48
FD84 D8
              380
                             CURIGHT-1
FD85-B6
              381
                              CURDOWN-1
FD86 CB
              382
FD87 A3
              383
                             CURUP-1
FERRE
              334 *
                                        GET A CHARACTER AT CURRENT CURSOR POSITION
F.D88: A5 50
              385 PICK
                         LDA CH
                         LSR
                                        DETERMINE WHICH PAGE
FD8A. 4A
              386
                          TAY
FD8B: AB
              387
FDSC 24 48
                                        , AND IF 80 COLUMN MODE
                          BIT
                             MODES
              388
                                         FORGET CARRY IF 40 COLUMNS
              380
                          BVC
                             PICK40
                                          GET CHARACTER FROM $400 PACE
€ L=0 90 02
              390
                          BCC
                              P1CK40
FD92.B1 60
              391
                          LDA
                              (BASBL), Y
FD94 60
              392
                          RTS
FD95 B1 5E
              393 PICK40 LDA
                              (BAS4L), Y
              394
                          RTS
FD97 60
FDY8
                   2 CLDSTRT EGO
FD98:
                                     #$3
FD98: A9 03
                   3
                               LDA
                                                 ; ZERO PAGE IS ON 3!
                                    $FFD0
FD9A: 8D DO FF
                               STA
                   5 SETUP
                               EQU
FD9D:
                                                  ; OF COURSE!
FD9D: D8
                               CLD
                                     #3
FD9E: A2 03
                               LDX
                                     INBUF+1
                   8
                               STX
FDA0: 86 7F
                   9 SETUP1
                              LDA
                                     NMIRQ, X
FDA2: BD BC FF
                               STA
FDA5: 9D CA FF
                  10
                                     $FFCA, X
FDA8: BD 84 FF
                               LDA
                                     HOOKS, X
                  11
FDAB: 95 6E
                               STA
                                     CSWL, X
                  12
                                     VBOUNDS, X
                               LDA
FDAD: BD B8 FF
                  13
FDBO: 95 58
                                     LMARGIN, X
                  14
                               STA
FDB2: CA
                  15
                               DEX
                                     SETUP 1
                               BPI.
FDB3: 10 ED
                  16
FDB5:85 82
                  17
                               STA
                                    IBDRVN
                                                 ; INPUT BUFFER AT $3A0
FDB7: A9 A0
                  18
                              LDA
                                    #4AO
                  19
                               STA
                                    INBUF
FDB9:85 7E
FDBB: A9 60
                  20
                              LDA
                                     #$60
                                    IBSLOT
                              STA
FDBD: 85 81
                  21
FDBF: A9 FF
                  22
                              LDA
                                    サポヒト
                               STA MODES
                  23
FDC1:85 68
                                               ... SET 40 COLUMNS, CLEAR SCREEN
                               USR CDL4Ω
FDC3: 20 4F FB
                  24
                  25 *
FDC6:
00A0:
                 27 ADR
                             EQU
                                  $A0
                 28 CPORTL
                             EQU ADR
00A0:
                 29 CPORTH
                                  ADR+1
00A1
                             EGU
                 30 CTEMP
99A2
                             E 177
                                  ADRIE
                 31 CTEMP1
                             t:
                                   ADR+3
00A3
                 32 YTEMP
                                  ADR +4
00A4
                             Eigu
OOB4
                 33 ROWTEMP EQU
                                  4UH+20
CODB
                 34 CWRTON EGG
                                   ≨CODB
                 35 CWPTTE
COPA
                             37.00
                                   ≇CODA
                 38 (5 14 (99)
FFEC
                                   $FFEC
                 37
FFED
                         a Fou
                                   SFFED
FDC6
                 30 ★
FD06.
                 79 *
                                              INIT SCREEN INDX LOCATIONS
FDC6 A9 78
                 40 GENENTR LDA #$78
                             STA REPORTE
FD18 85 A0
                 .4 1
FDCA A9 08
                             LDA
                                   #38
FDCC 85 A1
                 43
                             STA
                                  CPORTH
```

DOCE AY FO		4,383	3,296
PORC AP AP AP AP AP	103		104
FOOD 28	FDCE A9 FO 44	1.DA #240	SET UP INDEX TO CHREET
STATE AND STATE			
Dec 10			
Proprocess Property Propert			Y
Manual Color			•
FODIC AP 06 5. UNA 1: AND 1: FARE THE FIRST BIT PATTERN FOR AP 06 5. UNA 1: AND	1. 1.		
FEMALE 1		BNE ZIPTEMP	S
Comparison Com		5.0A #5	
Sup 1		×4 %	CPHANTOM 9TH BIT SHIFTED AS BIT OF
See See A2	244 949		
CODES CONTINUE CASE CA			ರ್ವಾಟಕ್ಕಾರು ಕ್ಲಾಕ್ಸ್ ಕ್ರಾರ್ಟ್
STATE STAT			CODES FOR THE FIRST PASS
Second Color Col			The Control of the Co
SERVICE SERV			•
SAXD=CHR 2 C		.∧ ,⊱ORTL	: \$175+CHR 0 / 4
### ASCIA ### ASCIA ### ASCIA ### ASCIA ####	. Mr. 99	111.5	
FORE CO CE			
Page Color			_
Commonweal Com			
Second			
Principal Prin			
### ### ### ### ### ### ### ### ### ##			
## 15	_	_(M) #\$A	SECOND SET OF 40
FOOL SIS	•		
FOR 28			たてもられた。META のとのではMATA CATA F景裕
1			1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1
Company Comp		T-1	: (4 CHARACTERS OF 6 ROWS)
1		15 : DY #5	FORTUR COLUMNOS
		With COMPERE	94,x BPEAN BRIES 1910
10			province to most the state for the RATE
DEC			A THE MINISTER AND A STATE OF A S
BEG DONE BEG DONE BRANCH IF ALL DONE			. (NOTE: CARRY IS SET)
FE A3			BRANCH IF ALL DONE
FE17 2A	and the second s	DY YIEMP	GET CHARACTER TABLE INDEX
FEIR A4 A2 B6	FETT STATE OF THE		-1. Y
FEIA 88		ROL A	(CARRY KEEPS BYTE NON-ZERO UNITL ALL E
#E18 DO 6A			COT ALL FIVE BITS
### ### ##############################			NO. DO NEXT
FELE 10 E5 90 BPL CCOLMS ; NO, DO NEXT FACTERM AND CARRY FEEZO 08 91 PHP			ALL ROWS DONE
ME21 48		BPL CCOLMS	NO. DO NEXT
### ### ### ### ### ### ### ### ### ##			SAVE REMAINING BIT PATTERNE AND CHART
Second S		гма уда олиясная	MOVE EM TO NON DISPLAYED MIDEO AREA
FE28	5-53 40 01 Ft. 34	UMP CBYTES	
FERR AR 1F 97 STORCHRS LDX ##1F	4. 1. 1. 1. 1. 1. 1. 1. 1. 1. 1. 1. 1. 1.		
### ### ##############################	rese 95 DONE	EQU 4	ANDUE CHARACTER PATTERNS TO SIDEO AREA
STORING CA STORING CA SHIFT TO CENTER			FRUNC CHMMMCTER PROTECTED TO TENER TRANSPORT
SHIFT TO CENTER		I IDA ROWIEMPLX	•
FE31 91 AO 102 STA (CPORTL), Y FE33 CA 103 DEX FE34 CB 104 INY FE35 CO CB 105 CF #\$B / THIS GROUP DONF FE35 CO CB 106 BNE STOROW / NO. NEXT ROW FC39 20 99 FE 107 CMP NXTPORT FE30: C9 OB 108 CMP #\$B FE36: FO O4 109 BEQ GENDONE / ALL ROWS STORED? FE40: BA 110 TYA FE41: 10 E7 111 DEL STORGET FE43 60 112 CFS / PAR(IAL SET (\$478-\$5FF)		AGL A	SHIFT TO CENTER
FE33 CA 103 DEX FE34 CB 104 INY FE35 CO 09 105 CF7 #\$B / THIS GROUP DONF FE37 00 F3 106 BNE STOROW NO. NEXT ROW FC39 20 99 F6 10	TEST RY BE TO FULL		STRIP EXTRA GARRAGE
FE34 C8 104 INY FE35 G0 C9 105 CF7 #\$B / THIS GROUP DONF FE37 D0 F3 106 BNE STORDW / NO. NEXT ROW FC39 20 99 FE 107 UPR NXTPORT FE3C: C9 08 108 CMP #\$B FE3E: F0 04 109 BEG GENDONE / ALL ROWS STORED? FE40 BA 110 TYA FE41: 10 E7 111 DFL STORGET FE43 60 112 7:5 (PAR(IAL SET (\$478-\$5FF))			Y
FE35 60 C9 105 0F7 #\$B , THIS GROUP DONF FE37 00 F3 106 BNE STOROW , NO. NEXT ROW FC39 20 99 F6 107 UPK NXTPORT FE3C:C9 08 108 CMP #\$B FE3E:F0 04 109 BEG GENDONE ; ALL ROWS STORED? FE40:BA 110 TA FE41:10 E7 111 DF6 STORGET FE43:60 112 7:5 CPAR(IAL SET (\$478-\$5FF)			
FE37 00 F3 106 BNE STOROW FNO NEXT ROW FE39 20 99 F6 107 JMR NXTPORT FE30:C9 08 108 CMP #\$8 FE3E:F0 04 109 BEG GENDONE FALL ROWS STORED? FE40:BA 110 TYA FE41:10 E7 111 BML STORET FE43 60 116 7:5 FAR(IAL SET (\$478-\$5FF)		GF7 #\$8	
FE30: C9 08 108 CMP #\$8 FE30: F0 04 109 DEG GENDONE FALL ROWS STORED? FE40: BA 110 TYA FE41: 10 E7 111 DEG. STOREET FE43: 60 11E 7:5 FAR(IAL SET (\$478-\$5FF)	FE37 00 F3 106	BNE STOROW	
FEBE: FO 04 109 DEG GENDONE FALL ROWS STORED? FE40: BA 110 TYA FE41: 10 E7 111 DEG. STOREET FE43: 60 11E 7:5 FAR(IAL SET (\$478-\$5FF)			
FE40.8A 110 TYA FE41:10 E7 111 DML STORTET FE43.60 11E 7:5 PAR(IAL SET (\$478-\$5FF)		REG GENDONE	; ALL ROWS STORED®
FE41:10 E7	FEAO BA 110		
FE43 60 TIE FEAS THE SET CONTROL OF THE SET CONTROL	FE41 10 E7 111	DEL STORET	THE COURT OF THE PARTY AND THE
FFAA !! (*	FE43 60 11a	5 + 5	; PARTIAL SET (\$4/8-\$7PP)
	FE44 11 (*		

		4,383,296
	105	106
FE44: A9 01 1	14 GENDONE LDA	
	15 STA	
· · · · · · · · · · · · · · · · · · ·	16 GENI LDA	
	18 .61	VRETRCE ; WAIT FOR NEXT VERTICAL RETRACE
FE50 A9 20 1	10 Li A	·
	20 538	
-	RI BIT	THE PARTY OF THE PARTY OF THE AMERICAN PROPERTY OF THE PARTY OF THE PA
	23 DCC	TOTAL AND THE ALTERNATION VETTO
	⊋4 BPU	GEN2 NO. DO IT!
	26 EFA	
	27 NXTASCI LOT	The second secon
	TH NYTABOR LEA	
	12.7 A.(Q	
FE68 69 05 () FE68 91 ()	or. aTA	
FE60 38 1	TEY DEY	
	.13 BPL .34 JSR	
	BCC	
	RTS	
	LDY LDA	
	39 UNDER STA	
	40 STA	•
	MAI DEY	
6 6 84 A 38	1 4 2	LDA #\$8
FE134 & +1	1.44	STA CPORTH
FEGA: Do Cu	145	BNE GEN1
위된#8명 - 위원#8명, 취임 (취임	146 * 147 AUTOHR	LDY #7 ; ADJUST ASCII FOR ALTERNATE SET
FEBA B1 A0	148 ALTCI	LDA (CPORTL), Y
FEGC. 49 20	149	EOR #\$20 ; \$20>0 \$40>\$60
FE8E, 91 A0	150	STA (CPORTL), Y
FE90: 66	151	DEY BEL ALTC1 FADJUST THEM ALL
FE91:10 F7 FE93:20 99 FE	152 153	DER NXTPORT
FE96: 90 FO	154	BCC ALTCHR
FE98: 60	155	RTS
FE99:	156 *	
FE99: A5 A0	157 NXTPORT	
FE9B: 49 80 FE9D: 85 A0	158 159	EDR ##90 STA CHORTL
FE9F: 30 02	160	BMI NOHIGH
FEA1: E6 A1	161	INC CPORTH IF =C THEN =4
FEA3: A5 A1	162 NOHIGH	
FEA5.09.00	163	CMP ##C
FEA7: DO 04	164	BNE PORTON LDA ##4
FEA9: A9 04 FEAB: 85 A1	165 166	STA CPORTH
FEAD: 60	167 PORTON	RTS
FEAE:	168 *	
FEAE:	169 *	AND STREET STEELS TO BE STORES
FEAE: 85 A3	170 VRETRCE	
FEBO: AD EC FF FEBO: 29 3F	171 172	AND ##3F ; RESET HI BITS TO O
FEB5: 05 A3	173	ORA CTEMP1
FEB7: 8D EC FF	174	STA CB2CTRL
FEBA: A9 08	175	LDA #\$8 ; TEST VERTICAL RETRACE
FEBC: BD ED FF	176	STA CB2INT BIT CB2INT ; WAIT FOR RETRACE
FERF 2C ED FF	177 VWAIT	***
FEC2: FO FB FEC4: 60	178 179	BEG VWAIT
FEC5:	180 *	
FEC5:	181 CHRSET	EQU *

	107		4,383	3,296	108
	82	DFB	\$F0/\$	01,\$82,\$18	200
	183	DFB	\$40,\$	84, \$81, \$2F	
FECC: 2F FECD: 58-44-81 :	184	DFB	\$58,\$	44, \$81, \$29	
FEDO: 29 FED1: 02 1E 01 ::	185	DFB	\$02,\$	1E, \$01, \$91	
FED4: 91	186	DFB		1F, \$49, \$30	
FED8: 30					
FED9:8A 08 43 : FEDC:14	187	DFB	\$8A, \$	08, \$43, \$14	
FEDD: 31 2A 22 :	188	DEB	\$31,\$	2A, \$22, \$13	
FEE1 E3 F7 C4 '	189	DFB	\$E3,\$	F7,\$C4,\$91	
	190	DFB	\$48,\$	A2 , \$DA, \$24	
FEE9 Co 4A 62	191	DFB	\$06,\$	4A/\$62/\$80	
FEEC: 8C FEED: 24 C6 F8	192		DFB	\$24, \$C6, \$	FB, \$63
FEF0:63 FER1 80 01 48	107		DFB	⊈80, \$ 01,\$	344. 4.1 7
FEF4 17	193		DFD	ACCOMPANY OF THE	7401 417
FER5.52 8A AF FEF8 16	194		DFB	\$52,\$BA,\$	AF, \$16
PER9 14 E3 33	195		DFB	\$14, \$E3, \$	\$33; \$31
FDRC 31 FDRD Ca F8 D C	1 9 ⊜		DEB	\$06,\$F8;\$	50€. \$ 7¶
FF00 70	,		47: 42		_
FF01 3F 46 17 FF04 62	197		DFB	\$3F,\$46,\$	\$17, \$62
FF05 80 21 E6	198		DFB	\$80,\$21,\$	\$E6, \$18
FF08 13 FF09 6A 8D 61	149		DEB	\$6A,\$8D:\$	€61, \$ CF
FF 190 CF					74 454
FFOD 18 62 74 FF10 D1	200		DEB	\$18,\$62,\$	i/4, \$U1
FF11 B9 18 49	201		DFB	\$B9,\$18,\$	549, \$4C
FF14 40 FF15 91 00 F3	202		DFB	\$91,\$CO \$	FC3- \$09
FF18 CR	0.60		155" 15	\$20,\$91,\$	erro de 1.A
FF19 20 91 0 0 FF10 14	503		DFB	サビしょ サフ ル・キ	PU(): P1 4
FF10 1 0 80 E F FF00 07	204		DEB	\$1D,\$8C.\$	BEF
6621 17 43 02	240 5 0		DFB	\$177; \$40; \$	ଃଥିଞ୍ଜ \$31
FF24 31 FF25 84 1E DF	205		DFB	#84 #1E , 4	NDF. SOR
ягаа ов					
FF29 31 84 F6 FF20 FE	207		DEB	·普尔(\$84) \$	\$F8; \$FE
BLOD TO BE SH	008		OFB.	#77 #3E/4	\$3E; \$17
(17.32 17 14.62 60 €0	209		DFB	163. \$80, 1	\$FD, \$C7
FF34.07					
FF35 50 E3 OB	210		DFB	#50, #E3 ,#	•\n?:#21

•		· ·
	109	4,383,296 110
FF30 51 FF30 05 E8 FF30 70	CB 211	DF0 \$05, \$E8 , \$C8,\$73
FF3D 18 00	42 212	00 8 \$18,\$0C,\$42,\$3E
FF40 3E FF41 01 02	2) 213	DFB \$01,\$02,\$20,\$42
FF44 4골 FF45 30 4)	:	DFP \$3F:\$41:\$18:\$8C
FF49 90 FF47 08 90		DFB \$08,400,470,4EE
FF40 EE FF40 00 11		DF3 \$00,\$11,\$11,\$21
食食物的 夏集		
FREE BY GE		DFR 411, \$02 460, 430
FF50 E0		DFR \$21,\$31,\$02,\$EO
FF54 10 00 FF50 89	0219	DFB \$1C,\$00,\$C8,\$59
FF60:1F		TEB \$80,\$62,\$14,\$16
	221 D	FB \$46, \$A2, \$DE, \$43
FF64,43 FF65 2C 04 80 FF68 BF	nar pr	73 \$2C,\$04,\$88,\$BE
FF69 FF CE 70	aaa b a	FB \$FF, \$CE, \$7D, \$37
FF60.37 FF6D 49 88 9 5 FF70 18	am4 DF	FB \$49,\$88,\$95,\$18
FF71 98 09 6.	L.C.S. DF	"B \$98,\$09,\$62,\$D1
FF74 101 FF75 44 E8 88	226 DF	FB \$44, \$EB, \$88, \$FB
FF78:FB FF79 02 90 40 FF70 00	227DF	FB _\$02,_\$90, \$40, \$00
FF70 10 EQ 0	pre DF	FB \$10, \$E0, \$03, \$02
FF80 00 FF81 00 40 00 FF84 00	≅5a DE	FB \$00, \$40, \$00, \$00
FF85 08 00 00 FF88 29	230 D F	FB \$08,\$00,\$00,\$28
5589 10 42 45 558 0 25	\$34 E4	E \$10,\$42,\$44,\$25
FF8D.82 88 2F FF90:48	232 DF	B \$82,\$86,\$2F,\$48
FF91:25 44 10 FF94 82	233 DF	FB \$25,\$44,\$10,\$82
FF95 02 00 2 F FF 98, 5A	234 DF	FB \$02,\$00,\$2F,\$5A
FF99: 40 45 02 FF90: 8E	235 DF	·
FF9D 64 50 90 FFAO: 01	236 DF	
FFA1 3E 26 42 FFA4 80	237 DF	
FFA5 21 80 00 FFA8 05	238 DF	
FF A9.00 FB B 0 FFAC 00	23 9 DF	
FFAD: 05 08 F9 FFB0 80	240 DF	
FFB1: 28 05 88 FFB4:	241 DF 242 *	
FFB4:F2 FB	243 HOOKS EG 244 DW	
FFB6. OF FD	245 DW	· ·
FFBB:	246 *	

	111	4,383,29	5 11	2
FFB8. 247 FFB8.00 50 00 248 FFBB:18	VBOUNDS EQU + DFB \$0,1	50 , 0, \$ 18		
FFBC 249	NMING UMP RECO		DIAGNOSTICS	COMPUTER INC. JRH'
FFCC CE D5 C. FFCF D2 D9 AC FFD2: AO B1 B9 FFD5 B8 BO AO FFD8 AO C1 DO FFDB DO CC C5 FFDE: AO C3 CF FFE1: CD DO D5 FFE4 D4 C5 D2			L	hard (Dick) fuston
FFE7.AO C9 CE FFEA C3 AE AE FFED CA D2 C8	·		(also	worked on ple 111 505)
FFFO:	253 1 *	CHN MO	NVECT AP	ple // 505)
FFFO.CC FFF1 DO FFF2 D3 FFF3 B4 FFF4:B8 FFF5 B8 FFF6:95 FFF6:95 FFF4 BB FFF4 CA FF	2 ESCTABL 3 4 5 6 7 8 9 10 11 12 # 13 NM1	· · · · · · · · · · · · · · · · · · ·	C 0 3 4 8 8 5 4 8 0 NOTH	ING
FFFC EE F4 +1FL C D F F -2000	14 RESET 15 1R9 16 *		AGN FIRST FCD	DIAGNOSTICS
*** SUCCESSFUL 75 A1H 77 A2H 78 A4H FE88 ALTCHR FA06 ASCDONE FA07 ASCII 61 BASSH FC3D BELL1 FA15 BITOFF FAAO BL1 PFB9B CARRAGE FE05 CCOLMS PFD98 CLDSTRT FB71 CLEOP F96C CMDTAB FB93 CONTROL A1 CPORTH FCEF CROUT A3 CTEMP1 FBC9 CURDOWN	ASSEMBLY: NO 74 A1L 76 A2L 7A A4L FB2C ASC1 FA09 ASC1IO F9F2 ASC1IO A00 BASBL FC3E BELL2 FA11 BITON F479 BLOCKIO FFEC CB2CTRL 5C CH FC89 CLEOL1 FB7A CLEOP1 F97C CMDVEC FC33 COUT1 A0 CPORTL FEO7 CSHFT A2 CTEMP FB87 CURIGHT) - - 	F9D4 A1PC 79 A3H A0 ADR FB38 ASC2 F9DF ASCIII 5F BAS4H FC05 BASCALC1 FC43 BELL3 67 BKGND FC19 BSCLC2 FFED CB2INT FEC5 CHRSET FB8E CLEOL FB69 CLSCRN FB4F CDL40 FBFE CDL40 FBFE CRCHK 6F CSWH FC24 CTRLRET FBD9 CURLEFT	F9D7 A1PC1 78 A3L FEBA ALTC1 FB46 ASC3 F9E1 ASCII2 5E BAS4L 7FBB3 BASCALC FC3A BELL FCDE BKSPCE FCCD CANCEL FE01 CBYTES 7FA0A CKMDE FC91 CLEOL2 F91C CMDSRCH FB49 COLBO FC25 COUT FA26 CRMON 6E CSWL FBB3 CURDN1 69 CURSOR

FBAE CURUP1 FBA4 CURUP 5D CV CODB CWRTON FA91 DEST F4EE DIAGG F96B DIGRET FBFC DISPLAYX FC9D DISPL FCAA DSPBKGND FCAD DSPL80 FAB7 DUMM' FB09 DUMP1 FB0C DUMP2 FB1C DUMP; FB21 DUMPASC ?FAF9 DUMP ?F901 ENTR' FABE ERROR FAF7 ERROR1 ?FD53 ESC1 FD48 ESC3 FD4B ESCAPE FFF0 ESCT6 66 FORGND FDE3 GASCI1 FDE5 GASC FDF4 GASCI4 FE48 GEN1 FE75 GEN2	LAY FE28 DONE Y FAFC DUMPO 3 FAE9 DUMP8 Y FA8B ERROR2 FD58 ESC2 ABL FD7F ESCVECT 12 FDE7 GASC13 FDE1 GENASC N FCD5 GETLNZ FF84 HOOKS
CODB CWRTON FA91 DEST F4EE DIAGRET F96B DIGRET FBFC DISPLAYX FC9D DISPLET FCAA DSPBKGND FCAD DSPL80 FAB7 DUMM FB09 DUMP1 FB0C DUMP2 FB1C DUMP5 FB21 DUMPASC FAF9 DUMP FB21 DUMPASC FAF7 ERROR1 FD53 ESC1 FD48 ESC3 FD4B ESCAPE FFFO ESCT 66 FORGND FDE3 GASC11 FDE5 GASC	N F941 DIGIT LAY FE28 DONE Y FAFC DUMPO 3 FAE9 DUMP8 Y FA8B ERROR2 FD58 ESC2 ABL FD7F ESCVECT 12 FDE7 GASC13 FDE1 GENASC N FCD5 GETLNZ FF84 HOOKS
F76B DIGRET FBFC DISPLAYX FC9D DISPLAYA FCAA DSPBKGND FCAD DSPL80 FAB7 DUMM' FB09 DUMP1 FB0C DUMP2 FB1C DUMP' FB21 DUMPASC ?FAF9 DUMP ?F901 ENTR' FABE ERROR FAF7 ERROR1 ?FD53 ESC1 FD48 ESC3 FD4B ESCAPE FFF0 ESCT6 66 FORGND FDE3 GASC11 FDE5 GASC	Y FAFC DUMPO 3 FAE9 DUMP8 Y FABB ERROR2 FD58 ESC2 ABL FD7F ESCVECT 12 FDE7 GASC13 FDE1 GENASC N FCD5 GETLNZ FFB4 HOOKS
### FB09 DUMP1	3
FB21 DUMPASC	Y FA8B ERROR2 FD58 ESC2 ABL FD7F ESCVECT 12 FDE7 GASC13 FDE1 GENASC N FCD5 GETLNZ FFB4 HOOKS
FABE ERROR FAF7 ERROR1 ?FD53 ESC1 FD48 ESC3 FD4B ESCAPE FFF0 ESCT 66 FORGND FDE3 GASC11 FDE5 GASC	FD58 ESC2 ABL FD7F ESCVECT 12 FDE7 GASC13 FDE1 GENASC N FCD5 GETLNZ FFB4 HOOKS
FD48 ESC3 FD4B ESCAPE FFFO ESCTO 66 FORGND FDE3 GASC11 FDE5 GASC	ABL FD7F ESCVECT 12 FDE7 GASC13 FDE1 GENASC N FCD5 GETLNZ FFB4 HOOKS
66 FORGND FDE3 GASCI1 FDE5 GASC	FDE7 GASCI3 FDE1 GENASC N FCD5 GETLNZ FFB4 HOOKS
	FDE1 GENASC N FCD5 GETLNZ FFB4 HOOKS
LDL4 GWOCI4 LE40 GENT LE10 GENE	N FCD5 GETLNZ FFB4 HOOKS
FE44 GENDONE ?FDC6 GENENTR FCD5 GETLI	FFB4 HOOKS
F92C GETNUM FD77 GDESC FA7D GD	VN 81 IBSLOT
85 IDBUFP 87 IBCMD 82 IBDR	
50 INBUFLEN 7E INBUF ?FBFF INCH	ORZ ?FFFE IRQ
FA7D JUMP CO10 KBDSTRB CO00 KBD	FD16 KEYIN1
FD24 KEYIN2 FD2E KEYIN3 ?FD31 KEYI	
FD47 KEYRET FD35 KEYWAIT ? 71 KSWH	
FD42 KWAIT2 FC87 LASTLN FBDF LEFT 58 LMARGIN FC52 LNFD 69 MASK	
58 LMARGIN FC52 LNFD 69 MASK 68 MODES F904 MON F908 MONZ	
FA31 MOVNXT FFBC NMIRG ?FFFA NMI	FEA3 NOHIGH
FDO7 NOSTOP FCBB NOTCR FADE NOVE	
F98C NXTA4 FE65 NXTASC2 FE63 NXTA	
F947 NXTBIT F959 NXTBS2 FCE4 NXTC	HAR F932 NXTCHR
F915 NXTINP FC02 NXTLIN FE99 NXTP	
7 73 PCH 72 PCL FD95 PICK	
FEAD PORTON FAGE PRAIBYTE F9C2 PRBY	
FA70 PRBYTSP ?F9C5 PRCOLON F9BF PRHE	· · · · ·
PF9B5 PRHEX FA61 PRINTA1 6D PROM FD60 RDCHAR FD00 RDKEY FAC0 READ	
FD60 RDCHAR FD0C RDKEY FACO READ FA19 REPEAT FA21 REPEAT1 ?FFFC RESE	
F900 RET2 F882 RET3 F9AB RETA	
59 RMARGIN B4 ROWTEMP FAB3 RWER	
PFAC5 SAVCMD F912 SCAN FC61 SCRL	1 FC63 SCRL2
FC7A SCRL3 58 SCRNLDC FC5B SCRD	
FB5B SETBOA FB53 SETBO FB67 SETB	
FBB1 SETCV PFBC7 SETCVH FABD SETM	
FD9D SETUP FDA2 SETUP1 FE1A SHFT 6A STACK 7C STATE FD02 STOP	
FE28 STORCHRS FE2C STOROW FE2A STOR	
F9D1 SVMASK 63 TBAS4H 62 TBAS	
64 TBASBL 60 TEMPX 80 TEMP	60 TEMPY
F95E TOSUB F9C9 TST80WID F99B TSTA	1 FEDS TSTBACK
FC36 TSTBELL PRB97 TSTCR FAF6 TSTD	
OSF8 USERADR FA78 USER FFB8 VBCV	
FA4C VRFY2 FA3B VRFY FA4O VRFY	
5B WINBTM 5A WINTOP FACS WRTE A4 YTEMP FDD5 ZIPTEMPS F967 ZCTA	
50 INBUFLEN 58 SCRNLOC 58 LMAR	
SA WINTOP SE WINETM SC CH	5D CV
SE BAS4L SF BAS4H 60 BAS8	
62 TBAS4L 63 TBAS4H . 64 TBAS	
66 FORGND 67 BKGND 68 MODE	
69 CURSOR 6A STACK 6B PROM	
6D TEMPY 6E CSWL ? 6F CSWH ? 71 KSWH 72 PCL ? 73 PCH	74 A1L
7.5 7.6 7.1	78 A3L
75 A1H 76 A2L 77 A2H 79 A3H 7A A4L 7B A4H	7C STATE
7D YSAV 7E INBUF 80 TEMP	
82 IBDRVN 85 IBBUFP 87 IBCM	D AO CPORTL
AO ADR A1 CPORTH A2 CTEM	P A3 CTEMP1
A4 YTEMP B4 ROWTEMP O3F8 USER	
CO10 KBDSTRB CODA CWRTDFF CODB CWRT	
F4EE DIAGN	F882 RET3 F908 MONZ
F900 RET2	1.300 110112

4,383,296

			4,3	383,296			
		115				116	
F912	SCAN	F915	NXTINP	F910	CMDSRCH	F920	GETNUM
	NXTCHR		DIGIT		NXTBIT		NXTBAS
	NXTBS2		TOSUB		ZSTATE		DIGRET
	CMDTAB	_	CMDVEC		NXTA4		NXTAL
	TSTA1		RETA1		PRBYTE	7F9B5	
	PRHEX2		PRHEX2		PRBYCOL		PROGLON
	TSTEOWID		SVMASK		AIPC		A1PC1
1	OLDPC		ASCIII		ASCII2		ASCT13
	CRCHK		ASCDONE		ASCII		ASCIIO
-			BITON		BITOFF		REPEAT
2FAQA			CRMON		MOVE		MOVNXT
	PEPEAT1				VRFY2		MISMATCH
FA3B			VRFY1		PRBYTSP		PRSPC
	PRINTA1		PRAIBYTE	FA7D			RWERROR
FA78			JUMP		DEST	FA9A	
	ERROR2		ERROR				STORI
FAAO			SPCE	TEAAB			READ
	DUMMY		SETMODE		SETMDZ		
FACS			SAVCMD		RWLCOP	PEAF9	NOVER
	DUMPS		TSTDUMP		ERROR1		
	DUMPO		DUMP 1		DUMP2		DUMP G
	DUMPASC	FBRC			ASC2		A503
	CDL80		COL40		SETBO		SETSOA
	SETBOB		CLSCRN		CLEOP		CLEGP1
_ FESE	CLEOL		CONTROL		TSTCR		CARRAGE
FBA4	CURUP		CURUP 1		SETCY		CURDNI
	BASCALC		CURIGHT		RIGHT1		SETCHE
PEBCZ	SETOVH		CURDOWN		TSTBACK		CURLEFT
FBDF	LEFT80		LEFTUP		COUTZ		DISPLAYX
PUBER	INCHORE		NXTLIN		BASCALC1		850L02
F024	CTRLRET	F025	COUT		COUTI		TSTPELL
FC3A	BELL		BELL1		BELL2		BELLUS
F052	LNFD	FC5B	SCROLL		SCRL1		SCRL2
FC7A	SCRL3		LASTEN		CLEDL1		CLEOL 2
$F \in \mathcal{P}_{\mathcal{D}}$	DISPLAY		DSABKGND		DSPLBO		NOTOP
೯೦೦೫	CANCELL	HOD5	GETILN		GETLNZ		BKSPCH
೯೦ದ4	MXTCHAR		CROUT		STOPLST		NOS 107
SOCE	RDREY		KEYIN		KEY IN1		KEYINZ
FORE	KEYIM3	2FD31	KEY IN4		KEYWAIT		KWA LTD
FD47	KEYRET	FD48	E503		ESCAPE	?FD53	
F058	ESC2	FOSO	RDCHAR	FD77	GOESC		ESCYTOF
	PICK	FD95	PICK40		CLDSTRT		SETUF
FDA2	SETUP1		GENENTR	FDD5	ZIPTEMPS		GENASC
FDEB	GASCI1	FDE5	GASCI2		GASCI3		GASCI4
FEQT	CBYTES	FE05	CCOLMS	FE07	CSHFT		SHFICHT
FE28	DOME		STORCHES		STORSET		STOROW
FE44	GENDONE		GEN1		NXTASCI		NXTASC2
FE75	GEN2		UNDER		ALTCHR		ALTC1
FE99	NXTPORT		NOHIGH	FEAD	PURTON		VRETRCE
FEBF	VWAIT		CHRSET		HOOKS		VBOUNDS
FFBC	NMIRG	FFEC	CB2CTRL	FFED	CBZINT	FFFO	ESCTABL
CFFFA	NMI	?FFFC	RESET	?FFFE	IRG		

4,383,296

I claim:
1. In a digital computer which includes a central processing unit (CPU), a random-access memory (RAM), an address bus interconnecting said CPU and RAM such that said CPU addresses locations in said RAM and a data bus interconnecting said CPU and RAM, said CPU for certain functions addressing predetermined locations in said RAM with a predetermined range of address signals, an improvement comprising:

117

detection means for detecting said predetermined range of address signals, coupled to said address bus-

register means for storing digital signals, coupled to said data bus, and;

switching means for coupling said digital signals stored in said register means to said address bus when said detection means detects said predetermined range of said address signals;

whereby data for said certain functions normally 20 stored by said CPU in said predetermined locations may be stored elsewhere in said RAM, thereby enhancing the performance of said computer.

2. The improvement defined by claim 2 wherein said detection means detects all binary zeros.

3. The improvement defined by claim 1 wherein said switching means comprises a multiplexer controlled by said detection means for selecting said register means.

4. The improvement defined by claim 1 including a read-only memory coupled to said address bus and said 30 data bus.

5. The improvement defined by claim 4 wherein said stored signals in said register means provide a pointer for locations in said RAM during a direct memory access transfer.

6. The improvement defined by claim 5 wherein said read-only memory in response to signals on said address bus provides instructions to said CPU causing it to increment address signals during said direct memory access transfer.

7. In a digital computer which includes a central processing unit (CPU), a random-access memory (RAM), an address bus having a first plurality and a second plurality of lines for coupling said CPU with said RAM, and a data bus interconnecting said CPU and RAM, said CPU for certain operations addressing predetermined locations in said RAM with address signals on said first plurality of lines by coupling a predetermined address on said second plurality of lines, an improvement comprising:

register means for storing signals, coupled to said data

multiplexing means coupled to said second plurality of lines and said register means for selecting signals from one of said second plurality of lines and said 55 register means;

logic means coupled to said second plurality of lines and said multiplexing means for causing said multiplexing means to select signals from said register means when said CPU couples said predetermined address on said second plurality of lines;

whereby said signals from said register means provide alternate locations in RAM for storage associated with said certain operations.

8. The improvement defined by claim 7 wherein said predetermined address is all binary zeros.

118

9. The improvement defined by claim 7 including a read-only memory coupled to said address bus and said data bus.

10. The improvement defined by claim 8 wherein said stored signal in said register means provides a pointer for locations in said RAM during a direct memory access transfer.

11. The improvement defined by claim 9 wherein said read-only memory in response to signals on said address bus provides instructions to said CPU causing it to increment address signals during said direct memory access transfer.

12. In a digital processor used in conjunction with a display, said processor including a data bus and an address bus, a memory comprising:

a first plurality of memory devices for storing data, coupled to receive data from said data bus;

a first memory output bus coupled to receive data from said first plurality of memory device;

a second plurality of memory devices for storing data coupled to receive data from said data bus;

a second memory output bus coupled to receive data from said second plurality of memory devices;

addressing means coupled to said address bus for providing address signal for addressing said first and second plurality of memory devices;

first switching means for selecting data from one of said first and second memory buses for coupling to said data bus, said first switching means coupled to said first and second memory bus and said data bus;

second switching means for selecting data from said first and second memory buses for coupling to said display, said second switching means coupled to said first and second memory buses and said display; and,

circuit means for coupling one of a selected said first and second memory buses to said addressing means such that data from said selected one of said buses provides addressing information for selecting subsequent locations in said memory devices when said data bus is receiving data from the other of said memory buses,

whereby said memory provides data for a high resolution display and whereby some data stored in said memory is used for remapping locations in said memory.

13. The memory defined by claim 12 wherein said circuit means comprises a multiplexer, said multiplexer selecting between said data from said selected one of said buses and bank switching signals coupled to said multiplexer.

14. The memory defined by claim 13 wherein said multiplexer is controlled by a logic circuit which is coupled to said address bus and said selected one of said buses.

15. The memory defined by claim 14 wherein said logic circuit causes said multiplexer to select said bank switching signals each time said processor switches an OP code.

16. In a digital computer with a memory, which is used in conjunction with a raster scanned display, said display including a digital counter which provides a vertical count representative of the horizontal line scanned by the beam for said display, said memory providing data for displaying rows of characters, an

4,383,296

119

addressing means coupled to said memory for scrolling displayed characters, comprising:

- an adder having a first and a second input terminal, the output of said adder providing a portion of an address signal for said memory, said first terminal of said adder being coupled to receive the lesser significant bits of said vertical count;
- said computer providing a periodically repeated sequence of digital numbers coupled to said second terminal of said adder, said sequence of digital numbers provided by said computer having a maximum value equal to the number of scanned lines in each of said rows,
- whereby the characters on said display are scrolled with a minimum of movement of data within said memory.
- 17. The addressing means defined by claim 16 wherein said sequence of digital numbers is incremented for each displayed frame.
- 18. In a ditital computer which includes a single chip central processing unit (CPU), a random-access memory (RAM), an address bus interconnecting said CPU and RAM such that said CPU addresses locations in said RAM, and a data bus coupled to said CPU and 25 RAM, said CPU for certain functions addressing the zero page in said RAM by providing binary zeroes on certain lines of said address bus; an improvement comprising:
 - a detection circuit for detecting said binary zeroes on 30 said certain lines of said address bus;
 - a register for storing digital signals, said register coupled to said data bus for receiving digital signals from said data bus; and,
 - a multiplexer for selecting between said digital signals stored in said register and said certain lines of said address bus, said multiplexer being controlled by said detection circuit so as to select said register when said binary zeroes are detected on said certain lines of said address bus;

 40
 - whereby data for said certain functions normally stored on page one of said RAM, may be stored elsewhere in said RAM, and still easily addressed by said CPU.
- 19. The improvement defined by claim 18 wherein 45 one of said stored signals from said register is coupled to said multiplexer through an exclusive OR gate, said gate being coupled to one of said certain lines of said address bus.
- 20. The improvement defined by claim 18 or 19 50 wherein said computer provides an alternate stack sig-

nal and wherein said detection circuit also detects addresses for page one on said address bus, and said multiplexer selects said register if said page one addresses are detected and said alternate stack signal is in a predetermined state.

120

- 21. In a digital computer which includes a central processing unit (CPU), a random-access memory (RAM), an address bus interconnecting said CPU and RAM such that said CPU addresses locations in said RAM and a data bus interconnecting said CPU and RAM, said CPU for certain functions addressing predetermined locations in said RAM with a predetermined
- range of address signals, an improvement comprising: detection means for detecting said predetermined range of address signals, coupled to said address bus:
 - register means for storing digital signals, coupled to said data bus, and;
 - switching means for coupling said digital signals stored in said register means to said address bus when said detection means detects said predetermined range of said address signals, said switching means also for coupling said digital signals stored in said register means to said address bus when a certain direct memory access (DMA) signal is in a predetermined state;
- a read-only memory (ROM) coupled between said address bus and said data bus, said ROM in response to signals on said address bus providing instructions to said CPU on said data bus to cause said CPU to increment address signals when said DMA signal is in said predetermined state;
- said register providing a pointer for locations in said RAM when said DMA signal is in said predetermined state, and said register providing RAM address signals when said certain functions are selected by said CPU,
- whereby data for said certain functions normally stored by said CPU in said predetermined locations may be stored elsewhere in said RAM, thereby enhancing the performance of said computer.
- 22. The improvement defined by claim 21 wherein said switching means comprise a multiplexer which selects said register when said detection means detects all binary zeroes or when said DMA signal is in said predetermined state.

55


60

65

FINIS



Apple /// Computer Information



APPLE /// Plus PATENT

Patent # 4,533,909 -- 06 August 1983

ADDED BY DAVID T CRAIG · 2006

United States Patent [19]

Sander

[11] Patent Number: 4,533,909 [45] Date of Patent: Aug. 6, 1985

[54]	COMPUTER	WITH	COLOR	DISPLAY

[75] Inventor: Wendell B. Sander, San Jose, Calif.

[73] Assignee: Apple Computer, Inc., Cupertino,

Calif.

[21] Appl. No.: 560,529

[22] Filed: Dec. 12, 1983

Related U.S. Application Data

[60] Continuation of Ser. No. 394,801, Jul. 2, 1982, abandoned, which is a division of Ser. No. 150,630, May 16, 1980, Pat. No. 4,383,296.

[51]	Int. Cl.3	G09F 9/30
[52]	U.S. Cl.	340/703; 340/803
[,		340/802
[60]	Field of Sparch	340/701, 703

[56] References Cited

U.S. PATENT DOCUMENTS


4,136,359 1/1979 Wozniak 358/17

Primary Examiner—David L. Trafton
Attorney, Agent, or Firm—Blakely, Sokoloff, Taylor &

[57] ABSTRACT

A microcomputer system with video display capability, particularly suited for small business applications and home use is described. The CPU performance is enhanced by permitting zero page data to be stored throughout the memory. The circuitry permitting this capability also provides a pointer for improved direct memory access. Through unique circuitry resembling "bank switching" improved memory mapping is obtained. 4-bit digital signals are converted to an AC chroma signal and a separate luminance signal for display modes. Display modes include high resolution modes, one of which displays 80 characters per line.

11 Claims, 9 Drawing Figures






Apple /// Plus Computer


U.S. Patent Aug. 6, 1985

Sheet 2 of 8



U.S. Patent Aug. 6, 1985

Sheet 3 of 8



U.S. Patent Aug. 6, 1985

Sheet 4 of 8




Fig. 4

Apple Computer Inc • 1982

Page 0620 of 0730


Apple Computer Inc • 1982

Bus

Page 0622 of 0730

U.S. Patent Aug. 6, 1985

Sheet 8 of 8



1 COMPUTER WITH COLOR DISPLAY

This is a continuation of application Ser. No. 394,801 filed July 2, 1982, now abandoned, which is a divisional 5 of application Ser. No. 150,630 filed May 16, 1980, now U.S. Pat. No. 4,383,296.

BACKGROUND OF THE INVENTION

The invention relates to the field of digital computers, 10 particularly microcomputers, having video display capabilities.

Prior Art

In the last few years, there has been rapid growth in 15 the use of digital computers in homes by hobbyists, for small business and for routine engineering and scientific application. For the most part, these needs have been met with self-contained, relatively inexpensive microcomputers or microprocessors with essential periph- 20 erals, including disc drives and with relatively easy to manage computer programs. The design of computers for these needs requires considerable ingenuity since each computer must meet a wide range of applications and because this market is particularly cost conscious.

A home or small business computer must, for example, operate with a number of different program languages, including those requiring relatively large memories, such as Pascal. The computer should interface with a standard raster scanned display and provide a wide range of display capabilities, such as high density alpha-numeric character displays needed for word processing in addition to high resolution graphics displays.

To meet these specialized computer needs, generally requires that a relatively inexpensive microprocessor be used and that the capability of the processor be enhanced through circuit techniques. This reduces the overall cost of the computer by reducing, for example, power needs, bus structures, etc. Another important 40 and the logic means associated with this bus. FIG. 3 is consideration is that the new computers be capable of using programs developed for earlier models.

As will be seen, the presently described microcomputer is ideally suited for home and small business applications. It provides a wide range of capabilities includ- 45 ing advanced display capabilities not found in comparable prior art computers.

The closest prior art computer known to applicant is commercially available under the trademark, Apple-II. Portions of that computer are described in U.S. Pat. No. 50 4,136,359.

SUMMARY OF THE INVENTION

A digital computer which includes a central processwith interconnecting address bus and data bus is described. One aspect of the present invention involves the increased capability of the CPU by allowing base page or zero page data to be stored throughout the memory. Alternate stack locations and an improved 60 direct memory access capability are also provided by the same circuitry. Detection means are used for detecting a predetermined address range such as the zero page. This detection means causes a special register (Z-register) to be coupled into the address bus. The 65 contents of this Z-register provide, for example, a pointer during direct memory access, or alternate stack locations for storing data normally stored on page one.

The memory of the invented computer is organized in an unusual manner to provide compatibility with the 8-bit data bus and yet provide high data rates (16bits/MHz) needed for high resolution displays. A first plurality of memory devices are connected to a first memory output bus; these memory devices are also connected to the data bus. The memory includes a second plurality of memory devices which are also connected to the data bus; however, the outputs of these second devices are coupled to a second output memory bus. First switching means permit the first and second memory buses to be connected to the display for high data rate transfers. Second switching means permit either one of the memory buses to be connected to the data bus during non-display modes.

The addressing capability of the memory is greatly enhanced not only through bank switching, but through a novel remapping which does not require the CPU control associated with bank switching. In effect, the "unused" bits from one of the first and second memory buses are used for remapping purposes. This mode of operation is particularly useful for providing toggling between two separate portions of the memory.

The display subsystem of the described computer generates video color signal in a unique manner. A 4-bit color code as used in the prior art, is also used with the described display subsystem. However, this code is used to generate an AC chrominance signal and a separate DC luminance signal. This provides enhanced color 30 capability over similar prior art color displays.

BRIEF DESCRIPTION OF THE DRAWINGS

FIG. 1 is a block diagram showing the major components and subsystems of the invented and described 35 microcomputer system.

FIGS. 2 and 3 together show the central processing unit (CPU) and the architecture associated with this CPU, particularly the address bus and data bus. FIG. 2 is a circuit diagram primarily showing the address bus a circuit diagram primarily showing the data bus and its interconnection with the memory buses (A bus and B bus), bootstrap read-only memory, and input/output ports.

FIGS. 4, 5 and 6 show the memory subsystem. FIG. 4 is a circuit diagram primarily showing the circuitry for selecting between address signals from the address bus and display counter signals. FIG. 5 is a circuit diagram primarily showing the generation of various "select" signals for the memory devices. FIG. 6 is a circuit diagram showing the organization of the random-access memory and its interconnection with the data bus and memory output buses.

FIGS. 7 and 8 illustrate the display subsystem of the ing unit (CPU) and a random-access memory (RAM) 55 invented computer. FIG. 7 is a circuit diagram showing the circuitry for generating the digital signals used for the video display. FIG. 8 is a circuit diagram of the circuitry used to convert the digital signals to analog video signals.

FIG. 9 is a graph of several waveforms used to describe a prior art circuit and the circuit of FIG. 8.

DETAILED DESCRIPTION OF THE INVENTION

A microcomputer system capable of driving a raster scanned video display is disclosed. In the following description, numerous specific details such as specific part numbers, clock rates, etc., are set forth to provide

a thorough understanding of the present invention. However, it will be obvious to one skilled in the art that the inventive concepts described in this patent may be practiced without these specific details. In other instances, well-known circuits have been shown in block 5 diagram form in order not to obscure the present invention in unnecessary detail.

Referring first to FIG. 1, in general the described computer includes a central processing unit (CPU) 65, its associated data bus 42, address bus 46 a memory 10 subsystem and a display subsystem 58.

The address bus 46 from the CPU is coupled to the memory subsystem to permit the selection of locations in memory. Some of the address signals pass through a multiplexer 47. For some modes of operation, signals 15 from a register 52 are coupled through the multiplexer 47 onto the bus 46. The register 52 is identified as the Z-register and is coupled to the multiplexer 47 by the Z bus. The general description of the multiplexer 47 and its control by the logic circuit 41 are described in detail in conjunction with FIG. 2. In general, the circuitry shown to the left of the dotted line 53 is included in FIG. 2 while the CPU 65, memory 50, data bus 42 and multiplexer 43 are shown in detail in FIG. 3.

The address bus N1 is coupled to the read-only mem25 ory 50. The output of this memory is coupled to the
computer's data bus 42. The read-only memory (ROM)
50, as will be described, stores test routines, and other
data of a general bootstrap nature for system initialization.
30

The data bus 42 couples data to the random-access memory (RAM) 60 and to and from I/O ports. This bus also couples data to the Z-register 52 and other commonly used registers not illustrated. The data bus 42 receives data from the RAM 60 through the A bus and 35 B bus which are selected by multiplexer 43. The peripheral bus N2 is used, as is better illustrated in FIG. 3, for coupling to peripherals.

The memory subsystem is shown in detail in FIGS. 4, 5 and 6. The address control means which receives 40 addresses on bus 46, makes the final selection of memory locations within the RAM 60. Bank switching, addressing for display purposes, scrolling and other memory mapping is controlled by the address control means 59 as will be described in greater detail in conjunction with FIGS. 4 and 5. The RAM 60 is shown in detail in FIG. 6. The counter 58 which is sychronized with the horizontal and vertical display signals, provides signals both to the address control means 59 and to the display subsystem 48.

The display subsystem receives data from the RAM 60 on the A bus and B bus and converts these digital signals to video signals which control a standard raster scanned display. A standard NTSC color signal is generated on line 197 and a black and white video signal on 55 line 198. The same signals used to generate these video signals can be used to generate separate red, green, blue (RGB) video signals. The display subsystem 48 receives numerous timing signals including the standard color reference signal shown as 3.5 MHz (C3.5M). This subsystem is described in detail in FIGS. 7 and 8.

COMPUTER ARCHITECTURE

In the presently preferred embodiment, the CPU 65 (microprocessor) employed with the described computer is a commercially available component, the 6502A. This 8-bit processor (8-bit data bus) which has a 16-bit address bus is shown in FIG. 3 with its intercon-

nections to the remainder of the computer. The pin number for each interconnection is shown adjacent to the corresponding line. In many cases, the nomenclature associated with the 6502A (CPU 65) is used in this application. For example, pin 6 receives the nonmaskable interrupt signal (NMI), and pin 4 is coupled to receive the interrupt request signal (IRQ). Some of the signals employed with the CPU 65, which are wellknown in the art, and which are not necessary for the understanding of the present invention are not described in detail in this application, such as the various synchronization signals and clocking signals. The address signals from the CPU 65 are identified as A₀-A₇ and A₈-A₁₅. The data signals associated with the CPU 65 are shown as D₀-D₇. As will be apparent to one skilled in the art, the inventive concepts described in this application may be employed with other microprocessors.

Referring now to FIGS. 2 and 3, the general architecture, particularly the architecture associated with the CPU 65 can best be seen. The address signals A₀-A₇ are coupled to a buffer 103 by the bus shown primarily in FIG. 2. These address signals are also coupled to the ROM 50. The signals A₀-A₇ after passing through the buffer 103 are coupled to the memory subsystem. The address signals A₈-A₁₅ (higher order address bits) are coupled through lines shown in FIG. 2 to the multiplexers 47a and 47b. The contents of the Z-register 52 of FIG. 1 is also connected to the multiplexers 47a and 47b through the Z-bus (Z_1-Z_7) . The multiplexers 47a and 47b allow the selection of either the signals A₈-A₁₅ from the CPU 65 or the contents of the Z-register (Z_1-Z_7) for addressing the RAM 60. The output of these multiplexers are shown as A₈-A₁₅; this designation is used even when the Z-bus is selected. Note in the case of the Z₀ signal, this signal is coupled to the multiplexer 47a through the exclusive OR gate 90 for reasons which are explained later. The address signals A8-A11 are also coupled to the ROM 50, thus the signals A₀-A₁₁ are used for addressing the ROM 50. The signals A₈-A₁₅ are connected to the logic circuit shown in the lower left-hand corner of FIG. 2; this logic circuit corresponds to the logic circuit 41 of FIG. 1.

The input and output data signals from the CPU 65 are coupled by a bidirectional bus to the bidirectional buffer 99 (FIG. 3). This buffer is selectively disabled by gate 100 to allow the output of ROM 50 to be communicated to CPU 65 and during other times not pertinent to 50 the present discussion. The direction of flow through the buffer 99 is controlled by a read/write signal coupled to the buffer through inverter 101. Data from the CPU 65 is coupled through the buffer 99 and bus 42 to the RAM 60 or to I/O ports. Data from the RAM 60 is communicated to CPU 65 or bus N2 from the A bus and B bus through the buffer 99. The 4 lines of the A bus and 4 lines of the B bus are coupled to the multiplexer 43a. Similarly, the other 4 lines of the A and B buses are coupled to the multiplexer 43b. Multiplexers 43a and 43b select the 8 lines of the A bus or B bus and communicate the data through to buffer 99 and bus 42. These multiplexers are selectively disabled (for example, during writing) by gate 102. As will be described later, the 16 lines of the A bus and B bus permits the reading of 16-bits from the RAM at one time. This provides a data rate of 16-bits/MHz which is necessary, for example, for an 80 character per line display. The data is loaded into the RAM 60, 8-bits at a time.

The ROM 50, as mentioned, stores test programs, data needed to initialize various registers, character generation data (for RAM 162 of FIG. 7) and other related data. Specific programs employed in the presently preferred embodiment of the computer are set 5 forth in Table 1 of U.S. Pat. No. 4,383,296. The ROM 50 is selected by control signals coupled to its pins 18 and 20, identified as signals ROM SEL and T ROM SEL. Any one of a plurality of commercially available read-only memories may be used for the ROM 50. In the presently preferred embodiment, commercially available Part No. SY2333 is used.

Referring now to this logic circuit (lower left-hand corner of FIG. 2), the NAND gate 81 receives the address signal A₈ and also the alternate stack signal 15 identified as ALT STK. The output of this gate provides one input to the AND gate 87. The A₈ signal is also coupled through the inverter 82 to one input terminal of the NAND gates 85 and 86. The address signals A9 and A10 are coupled to the input terminals of the NOR gate 83. The output of this gate is coupled to one input terminal of the NAND gates 85 and 86 and the AND gate 87. The address signals A11-A15 are coupled to the input terminals of the NOR gate 84. The signal A₁₁ is also coupled to an input terminal of the NAND 25

The outputs of the AND gates 87 and 88 (through NOR gate 89), controls the multiplexers 47a and 47b. When the output of gate 89 is low the Z-bus is selected, otherwise the address signals from the CPU 65 are se-

The logic circuit above-described, along with the Z-bus and Z-register provide enhanced performance for the computer. First, this circuit permits the zero page or 35 base page data to be stored throughout the RAM 60 rather than just on zero page. Secondly, this circuit enables addressing of alternate stack locations (other than page one). Lastly, this circuit through the Z-register provides a RAM pointer for direct memory access 40 (DMA).

Assume for purposes of discussion that the CPU 65 is addressing the zero page of memory. That is, the higher order address bits A₈-A₁₅ are all zeros. The zeros for A9-A15 are detected by the gates 83 and 84. If all the 45 inputs to these gates are zeros, the outputs of these gates are high which condition is communicated to the gate 87. As which is also low, insures that the output of gate 81 will be high. Thus, all the inputs to gate 87 are high, causing the signal at the output of the gate 89 to drop. 50 When this occurs, the Z-bus is selected. Instead of all the binary zeros from the CPU being coupled to the main memory (RAM 60), the contents of the Z-register form part of the address for the memory. Therefore, nonetheless data may be written into or from any location of RAM 60 (including the zero page). This enhances the performance of the CPU, since for example, the time consumed in shifting data to and from a single zero page is minimized.

Normally, the CPU 65 selects page one for stack locations. This occurs when A₈ is high and A₉-A₁₅ are low. Assume first that the alternate stack locations have not been selected. Both inputs to gate 81 are high and its output is low. The low input to the gate 87 prevents the 65 selection of the Z-bus. Thus, for these conditions the address signals A₀-A₇ select stack locations on page

Next assume that page one has been selected by the CPU and that the ALT STK signal is low, indicating the alternate stack locations are to be selected. (A flag is set by the CPU to change the ALT STK signal). Since the ALT STK signal is low and As is high, a high output occurs from the gate 81. All the inputs to gates 83 and 84 are low, therfore, high outputs occur from both these gates. The conditions of gate 87 are met, causing a high output from this gate and lowering the output from the gate 89. The Z-bus is thus selected by the multiplexers 47a and 47b. This allows the contents of the Z-register to be used as alternate locations. Nonzero page locations are assured by inverting A₈. The exclusive OR gate 90 acts as a selective inverter. If As is high and Zo is low, then As at the output of the multiplexer 47a will be low. Note that during zero page selection when A₈ is low, the Z₀ signal is directly communicated through gate 90 to the output of multiplexer

Thus, the logic circuits along with the ALT STK signal allows alternate stack locations to be selected through the Z-bus. This further enhances the performance of the CPU which would otherwise be limited to page one for stack locations.

The logic circuit of FIG. 2 is also used along with the Z-register to provide a pointer during direct memory access (DMA). Assume that direct access to the computer's memory is required by a peripheral apparatus. To initiate the DMA mode the CPU provides an address between F800 and F8FF. Through a logic circuit not illustrated in FIGS. 2 and 3, the ROM SEL signal is brought low for addresses between F000 and FFFF. This signal is communicated to gate 93 and causes the output of gate 92 to rise (DMA1 is high at this time). This rise in potential is communicated to one input of the gate 85. Additionally, gate 85 senses that the address bits A8, A9 and A10 are low This information is coupled to gate 85 through the inverter 82 and the NOR gate 83 as high signals. Also the fact that A11 is high is directly communicated to gate 85 Thus with the address between F800 and F8FF the DMA OK signal drops in potential. This is sensed by the peripheral apparatus which in turn causes the DMA I signal to drop and provides a ready signal to the CPU 65. With the completion of this handshake, data may begin to be transferred to the RAM.

The DMA 1 signal through gate 93 and inverter 93 forces the TROM SEL signal low. This signal in addition to being communicated to the ROM 50, is coupled to the buffer 99 through gate 100, disabling this buffer (during the reading of ROM 50). Also, the ready signal causes the CPU to come to a hard stop. Importantly, the DMA 1 signal, after passing through the inverter 94 and the gates 88 and 89, assures the selection of the Z-regiseven though the CPU 65 has selected the zero page, 55 ter. The contents of the Z-register are fixed and provide a pointer to a page in the RAM.

Under the above conditions, the CPU increments the lower 8-bits of the address signal. The ROM 50 furnishes the instructions for incrementing the address, specifically SBC #1 and BEQ. The peripheral apparatus provides the data or receives the data in synchronization with the CPU operation. The peripheral also furnishes a read/write signal to indicate which operation is to occur. Data is then written into RAM via bus N2 and bus 42, or read from RAM via the A and B buses and bus N2.

Importantly, with the above DMA arrangement, addresses from the peripheral apparatus are not neces-

sary and the Z-register is used to provide a pointer to a page in RAM 60.

MEMORY SUBSYSTEM

The memory subsystem shown in FIG. 1 as the ad- 5 dress control means 59 and RAM 60 is illustrated in detail in FIGS. 4, 5 and 6 as mentioned. In FIGS. 4 and 5, the memory control means is shown, while in FIG. 6 the memory devices and their organization are illustrated. The address control means of FIGS. 4 and 5 10 receives the address signals from the CPU 65 (A₀-A₁₅), the count in the vertical and horizontal counters (counter 58 of FIG. 1) which are used during display modes, control signals from the CPU and other signals. signals which are coupled to the RAM of FIG. 6 including the column address and row address signals, commonly referred to as CAS and RAS. Other related functions are also shown in FIGS. 4 and 5, such as the ciraddressing and memory mapping.

The CPU 65 of FIG. 3 provides a 16-bit address for addressing the memory. Under ordinary circumstances this address limits the memory capacity to 64 K bytes. This size memory is insufficient in many applications, as 25 for example, to effectively use the Pascal program language. As will be described in greater detail, the address control means of FIGS. 4 and 5 enable the use of a memory having a 96K byte or 128K byte capacity. One well-known technique which is used with the present 30 invention for increasing this capacity is bank switching; this switching occurs under the control of the CPU. In addition, the address control means uses a unique indirect addressing mode which provides the benefits of bank switching, however, this mode does not require 35 FIGS. 4 and 7. CPU control. This greatly enhances CPU operation with the larger memory (as will be described) when compared to the CPU controlled bank switching.

Referring first to FIG. 6, the RAM configuration is illustrated for a capacity of 96K bytes. The memory is 40 organized into six rows, each of which includes eight 16K memory devices such as rows 111 and 112. In the presently preferred embodiment, Part No. 4116 MOS dynamic RAMs are used. (The pin designations and signal designations refer to this memory device.) Obvi- 45 ously, other memory devices may be employed.

Input data to these memory devices 106 is provided from the bus 42. Each line in the bus 42 is connected to the data input terminal of one device 106 in each row. The interconnection of this bus with each of the mem- 50 ory devices is not shown in FIG. 6 in order not to overcomplicate this drawing. By way of example, however, line 107 connects the data bit D7 to the data input terminal of one of the memory devices in each of the six

Three rows of devices 106 have their output terminals coupled to the A bus, and three rows are similarly coupled to the B bus. By way of example, line 108 connects three output terminals of devices 106 to the DB7 line of the B bus while line 109 connects three output 60 terminals of the devices 106 to the DA7 line of the A

The described memory devices 106 are each organized as a 16KX1 memory. Thus, each device receives a 14-bit address which is time multiplexed into two, 65 7-bit addresses. This multiplexing occurs under the control of the CAS and RAS signals as is well-known. The lines coupling the address signals to each of the

devices in FIG. 6 are not illustrated. However, in the lower right-hand corner of FIG. 6, the various signals applied to each device (including the address signals), along with the corresponding pin numbers are shown. Other circuitry not illustrated is the refresh control circuitry which operates in a well-known manner in conjunction with the CAS, RAS and address signals to refresh the dynamic devices.

Each row of memory devices 106 receives a unique combination of \overline{CAS} and \overline{RAS} signals. For example, row 111 receives CAS 5, 7 and RAS 4, 5; similarly, row 112 receives CAS 0 and RAS 0, 3. The generation of these CAS and RAS signals is described in conjunction with FIG. 5. These signals (along with the 14-bit address In general, this control means develops the address 15 signals) permit the selection of a single 8-bit location in the 96K byte memory (for writing) and also the selection (for reading) of 16-bit locations.

The memory of FIG. 6 may be expanded to a 128K byte memory by using 32K memory devices, such as cuitry which provides display scrolling, indirect RAM 20 Part No. 4132. In this case, four rows of eight, 32K memory devices are used with each row receiving two CAS and RAS signals.

Before reviewing FIG. 4, a general understanding of the organization of the display is helpful. The display, during certain modes, is organized into 80 horizontal segments and 24 vertical segments for a total of 1920 blocks. 11-bits of the counter 58 of FIG. 1 are used as part of the address signals for the memory to access data for displaying during these modes. These counter signals are shown in FIG. 4 as H₀-H₅ and V₀-V₄. During other display modes each horizontal segment is further divided into 8 segments (e.g. for displaying 80 alpha numeric characters per line). This requires 3 additional vertical timing signals shown as V_A , V_B and V_C in

Often in the prior art, two separate counters are used to supply the timing/address signals for accessing a memory when the data in the memory is displayed. The count in one counter represents the horizontal lines of the screen (vertical count) and the other the position along each line, (horizontal or dot count). In many prior art displays the most significant bit of the dot counter is used to increment the line counter. Data in memory intended for display is mapped with a one-to-one correlation to the counts in these counters. In another prior art system (implemented in the Apple-II computer sold by Apple Computer, Inc.) this one-to-one correlation is not used. Rather, to conserve on circuitry, a single counter is employed and a more dispersed mapping is used in the memory. (Note that where a maximum horizontal count of 80 is used, this number cannot be represented by all ones in a digital counter and thus the vertical counter cannot easily be incremented by the most significant bit in the horizontal counter.) Since this more dispersed mapping technique is part of the prior art and not critical to an understanding of the present invention, it shall not be described in detail. However, the manner in which it is implemented shall be discussed in conjunction with the adder 114 of FIG. 4. For purposes of discussion, the signals from the counter 58 of FIG. 1 are designated as either vertical (V) or horizon-

Referring now to FIG. 4, the selection of either the counter signals on the address signals from the CPU is made by the multiplexers 116, 117, 118 and 119. Each of these commercially available multiplexers (Part No. 153) couples one of four input lines to an output line. There are eight inputs to multiplexers 116, 117 and 118

Apple Computer Inc • 1982

Page 0627 of 0730

and the outputs of these multiplexers provide the address signals for the memories (AR0 through AR5). The multiplexer 119 has four inputs on its pins 3, 4, 5, 6 and provides a single output on pin 7, the AR6 address signal. (The signals supplied to pins 11, 12 and 13 of 5 multiplexer 119 are for clamping purposes only.)

The \overline{AX} signal is applied to the pin 14 of each of the multiplexers. The signal on this line and the signal applied to pin 2, determines which of the four inputs is coupled to each of the outputs of the multiplexers. The \overline{AX} signal is a RAM timing signal for clocking the first 7 bits and second 7 bits of the multiplexed 14-bit address applied to each of the memory devices 106. The other control signal to the multiplexers is developed through the AND gate 123. The inputs to this gate are the display signal (DSPLY) which indicates that the computer is in a display mode and a clocking signal, specifically a 1 MHz timing signal ($\overline{C1M}$). The output of the AND gate 123 determines whether the address signals from the CPU or the signals associated with the counter 58 of 20 FIG. 1 are selected.

Assume for purposes of discussion that the display has not been selected, and thus, the output of gate 123 is low. The \overline{AX} signal then selects for pin 7 of multiplexer 116 first the address signal A_0 and then A_6 . Likewise, 25 each of the multiplexers selects an address signal (except for those associated with exclusive OR gates 124 and 125 which shall be discussed). If the display signal is high and an output is present from the gate 123, then, by way of example, the \overline{AX} signal first causes the H_1 signal and then the V_1 signal to be connected to the AR1 address line. Similarly, signals corresponding to the vertical and horizontal count are coupled to the other address lines during display modes.

The adder 114 is an ordinary digital adder for adding 35 two 4-bit digital nibbles and for providing a digital sum signal. A commercially available adder (Part No. 283) is employed. The carry-in terminal (pin 7) is grounded and no carry-outs occur since one of the inputs (pin 12) is grounded. The adder sums the digital signal corresponding to H₃, H₄ and H₅ with the digital signal corresponding to V₃, V₄, V₃, V₄. The resultant sum signal is coupled to the multiplexers 116, 117 and 118 as illustrated. The summing of these horizontal and vertical counter signals is used to provide the more dispersed 45 mapping as previously discussed.

The adder 121 is identical to adder 114 and is coupled to sum the three least significant vertical counter bits from the counter 58 (FIG. 2) with the signals VA1, VB1 and VC1. The sum is selected by the multiplexer 120 50 during the high resolution display modes and also during scrolling as will be described. These sum signals are coupled to the multiplexers 117, 118 and 119. During the low resolution display modes, the multiplexer 120 couples ground signals or the page 2 signal $(\overline{PG2})$ to the 55 multiplexers 117, 118 and 119. (The PG2 signal is used for special mapping purposes, not pertinent to the present invention.) During the high resolution modes when the display is not being scrolled, the VA1, VB2 and VB3 signals are at ground potential and thus no sum- 60 ming occurs within adder 121 and the VA, VB and VC signals are coupled directly to the multiplexers 117, 118 and 119.

The address signals A_{10} , A_{11} , and A_{13} from the CPU are coupled to the multiplexers 117, 118 and 119, respectively, through exclusive OR gates 124, 125, and 126, respectively. The other input terminals to gates 124 and 125 receive the C_3 signal, while the other input

10

terminal of the gate 126 receives the C₁ signal. (The development of the C₁ and C₃ signals is illustrated in FIG. 5.) The gates 124, 125 and 126 provide mapping compensation within the memory. As the computer and memory are presently implemented, the sequence in which the various portions of the display are generated is not the same as the sequence in which the data is removed from memory for display. These gates provide compensating addresses and, in effect, cause a remapping so that the proper sequence is maintained when data is read from the memory for the display. These gates are shown to provide a complete disclosure of the presently preferred embodiment, however, they are not critical to the present invention.

In operation, the circuitry of FIG. 4, as mentioned, selects the address signals which are applied to each of the memory devices, either from the CPU or counter if the display mode is selected. It should be noted that not all of the address bits from the CPU are coupled to the multiplexers 116 through 119. Some of these address bits, as will be described in conjunction with FIG. 5, are used to develop the various CAS and RAS signals and thus select different rows within the memory of FIG. 6.

The scrolling operation which is used is somewhat unusual in that each line of the display is separately moved up (line-by-line) with one line of data in memory being moved for each frame. This technique provides a uniform, esthetically pleasing, scroll. Scrolling the screen one line per frame can be achieved by moving all the data in the memory into a new position for each frame. This would be very time consuming and impractical. With the described technique, only one-eighth of the data in the memory is moved for each new frame.

Referring to the adder 121, as mentioned, the signals V_A , V_B and V_C are the three least significant vertical counter bits from the counter 58. These bits or counts, by way of example, represent the 8 horizontal lines of each character. In adder 12, a 3-bit digital signal, VA1, VB1 and VC1, is added to the count from counter 58. This 3-bit signal is constant during each frame, however, it is incremented for each new frame.

During a first frame, 000 is added to the vertical count. During a second frame, 001 is added; and during a third frame 010 is added, and so on. By adding this digital signal to the count from counter 58, the addresses to the memory are changed in the vertical sense. During the first frame when 000 is added, the display remains unaffected. During the next frame, when 001 is added to the vertical count, instead of first displaying the first line of a character, the second line of each character is displayed at the top of each character space and each subsequent line of the character is likewise moved up one line. If data in memory is not moved, the first line of the character would appear at the bottom of each character. Note when 001 is added to 111 from the counter, 000 results. Thus, the first line of characters would be addressed when the beam is scanning the eighth line of characters. To prevent this, the data corresponding to the first line of each character is moved in memory for this frame. The first line of one character is moved up and becomes the bottom line of the character directly above it. When 010 is added, the process is again repeated. For example, the third line of each character is first displayed in each character space and the second line of each character is moved up to become the bottom line of the character directly above it. This process is repeated to scroll the data. The movement of

11 data in memory is controlled by the CPU in a wellknown manner.

Thus, through use of adder 121, an even, continuous scroll is obtained without moving all the data in memory for each frame. Rather, only 18th of the data is 5 moved for each frame.

Referring now to FIG. 5, the circuitry used to extend the addressing from the CPU is illustrated. In general, the CAS signals are generated by the ROMs 127 and 128. The \overline{RAS} signals are generated by the ROM 132. The multiplexer 130 allows the selection of either the bank switching signals, or the unique indirect addressing mode when "bank switching" occurs without direct commands from the CPU.

The CAS ROM 127 receives as an address the following signals: PRAS , ϕ 3, PRAS 1,2, \overline{AY} , DHIRES, R/\overline{W} , A_{11} , A_{13} , A_{14} , and A_{15} . As the PRAS ϕ , 3 and PRAS 1, 2 represent the RAS signals being used. These signals are high when the respective RAS signal is ac- 20 tive. As previously mentioned, the AY signal is high for display modes and the DHIRES signal is high for high resolution display modes. The CAS ROM 128 receives as address signals the ABK1, ABK2, and ABK3 signals and also DHIRES, \overline{AY} , IND, A_{11} , A_{13} , A_{14} , and A_{15} . 25

The ROMS 127 and 128 are programmed to implement the following equations.

$$\overline{PCASO} = (PRASO, 3 \cdot (\overline{DHIRES} \cdot \overline{AY} + AY \cdot (\overline{A15} \cdot \overline{A14} \cdot (1)))$$

$$\overline{A13} \cdot \overline{A11} \cdot \overline{R/WN} + \overline{A15} \cdot \overline{A14} \cdot \overline{A13} \cdot R/WN + A15 \cdot \overline{A14} \cdot A13 + A15 \cdot A14 \cdot A13 \cdot \overline{A11}))$$

$$\overline{PCAS2} = (DHIRES \cdot \overline{AY} + AY \cdot (\overline{ABK1} \cdot \overline{ABK2} \cdot \overline{ABK3} \cdot \overline{ABK3} \cdot \overline{IND} + ABK1 \cdot ABK2 \cdot ABK3) \cdot (\overline{A15} \cdot A14) + AY \cdot IND \cdot \overline{ABK1} \cdot \overline{ABK2} \cdot \overline{ABK3} \cdot \overline{A15} \cdot (\overline{A14} \cdot A13 + A14 \cdot \overline{A13}))$$

PCAS3 = (PRAS0,
$$3 \cdot (\overline{DHIRES} \cdot \overline{AY} + AY \cdot (\overline{A15} \cdot \overline{A14} \cdot \overset{(3)}{\overline{A13}} \cdot A11 + A15 \cdot A14 \cdot \overline{A13} \cdot \overline{A11} + A15 \cdot A14 \cdot \overline{A13})))_{50}$$

$$\overline{PCAS4.6} = (AY \cdot \overline{IND} \cdot \overline{ABK3} \cdot \overline{A15} \cdot (ABK1 \cdot \overline{ABK2} + (4))$$

$$ABK1) \cdot ABK2) \cdot (\overline{A14} \cdot A13 + A14 \cdot \overline{A13}) + AY \cdot \overline{IND} \cdot \overline{ABK3} \cdot (\overline{ABK2} \cdot \overline{ABK1} \cdot A15 + \overline{ABK2} \cdot ABK1 + ABK2 \cdot \overline{ABK1} \cdot \overline{A15}) \cdot \overline{A14} + AY \cdot \overline{\overline{IND}} \cdot ABK1 \cdot ABK2 \cdot \overline{ABK3} \cdot \overline{A15} \cdot \overline{A14} \cdot A13 + A15 \cdot \overline{A14} \cdot \overline{A13}) + AY \cdot \overline{\overline{IND}} \cdot \overline{ABK1} \cdot \overline{A15} \cdot \overline{A14} \cdot A13 + A15 \cdot \overline{A14} \cdot \overline{A13}) + AY \cdot \overline{\overline{IND}} \cdot \overline{A15} \cdot \overline{A14} \cdot A13 + A15 \cdot \overline{A14} \cdot \overline{A13}) + AY \cdot \overline{\overline{IND}} \cdot \overline{\overline{A14}} \cdot \overline{\overline{A15}} \cdot$$

$$(\overline{A15} \cdot \overline{A14} \cdot A13 + A15 \cdot \overline{A14} \cdot \overline{A13}) + AY \cdot \overline{IND}$$

$$\overline{ABK3} \cdot ABK2 \cdot \overline{A15} \cdot ABK1 + A15 \cdot \overline{ABK1} \cdot \overline{ABK1}) \cdot (\overline{A14} \cdot 65) \quad PRAS4, 5 = RFSH \cdot \overline{AY} + AY \cdot \overline{ABK2}.$$

 $\overline{A13} + A14 \cdot \overline{A13})$

PCAS5, 7, = $(AY \cdot \overline{IND} \cdot \overline{ABK3} \cdot (ABK1 \cdot \overline{ABK2} +$ $\overline{ABK1} \cdot \overline{ABK2} \cdot (\overline{A15} \cdot A14 \cdot A13 + A15 \cdot \overline{A14} \cdot$ A13) + AY · IND · ABK3 · (ABK2 · ABK1 · A15 + ABK2 · ABK1 + ABK2 · ABK1 · A15) · A14 + AY · $\overline{\text{IND}} \cdot ABK1 \cdot ABK2 \cdot \overline{ABK3} \cdot (\overline{A15} \cdot A14) + AY \cdot$ IND - ABK3 - ABK2 - (A15 - ABK1 + A15 - ABK1) -

12

In effect these ROMs are programmed to allow selection of predetermined rows in the memory, based on the address signals A₁₀, A₁₃, A₁₄ and A₁₅ (ignoring for a moment the contribution of the RAS signals and the other signals appearing in the equations).

 $(\overline{A14} \cdot A13 + A14 \cdot \overline{A13})$

The outputs of the CAS ROMs 127 and 128 are coupled to the register 131. Register 131 is a commercially available register which permits the enabling of output signals (Part No. 374). During accessing of the memory the various CAS signals (CAS 0 through CAS 7) are coupled to the memory of FIG. 6 to permit selection of PCASO = (PRASO, 3 · (DHIRES · AY + AY · (A15 · A14 · (1) 30 the appropriate memory devices. The signal USELB from CAS ROM 127 through register 131 selects either the A bus or B bus. This signal is coupled to the multiplexers 43a and 43b of FIG. 3.

During normal operation, the multiplexer 130 selects A14 · A13 + A15 · A14 · A13 · A11))) 35 the bank switching signals BCKSW 1 through BCKSW 4. These four signals (or alternatively four signals from the A bus) provide four of the inputs (address signals) to the ROM 132. The other inputs to this ROM are the DHIRES, Z PAGE, PA8, PA15, RFSH (refresh), and 40 \overline{AY} signals. These address signals select the RAS 0, 3; RAS 1, 2; RAS 4, 5 and RAS 6, 7 signals. The ROM 132 is programmed to implement the following four equa-

PRASO,
$$3 = \overline{AY} \cdot (\overline{DHIRES} + RFSH) + (ABK4 \cdot (Z Page \cdot \overline{PA8})) + ABK1 \cdot ABK2 \cdot ABK3) \cdot AY$$

PRAS1,
$$2 = \overline{AY} \cdot (DHIRES + RFSH) + AY \cdot (\overline{ABK1} \cdot \overline{ABK1} \cdot \overline{ABK2} \cdot \overline{ABK3} \cdot (ABK4 \cdot (ZPAGE \cdot \overline{PA8}) \cdot \overline{PA15}) + ABK1 \cdot \overline{ABK2} \cdot \overline{ABK3}) + AY \cdot \overline{ABK3} \cdot (\overline{ABK1} \cdot \overline{ABK2} \cdot \overline{ABK4} \cdot$$

(8)

13
-continued

PA15 + ABK1 · (ABK4 · (ZPAGE · PA8) · PA15)

PRAS6, $7 = RFSH \cdot \overline{AY} + AY \cdot \overline{ABK3} \cdot (ABK1 \cdot$

ABK2 · ABK4 · (ZPAGE · PA8) · PA15 + ABK1 ·

ABK2 · (ABK4 · (ZPAGE · PA8) · PA15)

Thus, the bank switching signals (along with the other input signals to ROM 132) select predetermined rows in memory in conjunction with the CAS signals.

The output signals of the ROM 132 are coupled through the NAND gates 142, 143, 144 and 145 to the memory. The other input terminals of these gates receive the RAS timing signal. In this manner, the output signals of the ROM 132 are clocked through the gates 142 through 145 to provide the RAS signals shown in FIGS. 5 and 6.

An important feature to the presently described computer is provided by the circuitry shown within the dotted line 146. The AND gate 148 receives, at its input terminals, the DA7, A_{12} , and C_3 signals. The NOR gate 149 receives the zero page and A_{15} signal. The output of gate 149 provides one input to the gate 148 and also one input to the AND gate 150. The output of gate 148 provides another input signal to gate 150 and this signal (line 153) is one of the two control signals coupled to the multiplexer 130. The AND gates 150 and 151 also receive a SYNC signal and the ϕ_0 signal. The output of the gates 150 and 151 are coupled to a NOR gate 152 with the output of the gate 152 (line 154) coupled to the other control terminal of the multiplexer 130.

The gates 150, 151 and 152 effectively form a clock for multiplexer/register 130 (multiplexer 130 is a commercial part, Part No. 399, which effectively is a register/multiplexer). This selects the lower four input lines to the multiplexer 130. However, because of the synchronization signal applied to gate 151, the multiplexer 130 selects the bank switching signals each time an OP code is fetched by the CPU.

To understand the operation of the circuit shown within the dotted line 146 it should be recalled that the memory of FIG. 6 provides a 16-bit output. As mentioned, during certain display modes, 16-bits/msec. are needed for display purposes. In nondisplay modes, only 8-bits are required, particularly for interaction with the CPU. When the memory is addressed by the CPU during the indirect addressing modes the data on the A bus is not ordinarily used. However, with the circuitry shown within the dotted line 146, this otherwise "unused" data is put to use to provide the equivalent of the bank switching signals through multiplexer 130.

Whenever the CPU selects a predetermined range of addresses, the multiplexer 130 selects the equivalent of the bank switching signals from the A bus provided DA7 is high. (This occurs when addressing as zero page the address space –1800 through 1FFF.) Once the 60 signal on line 153 is high it is latched through gates 150, 151 and 152 causing the multiplexer 130 to select the four bits from the A bus (assuming the timing signals are high). Even if the next reference from the CPU is not to this special address range, the multiplexer 130 nonetheless remains latched with the four bits from the data bus. Once the SYN pulse drops, however, which is an indication that an OP code is being fetched, the signal on

14

line 154 rises in potential, causing the multiplexer to switch back to the bank switching signals.

Effectively, what occurs is that when the CPU selects this special address range, (and provided DA7 is high) the bits DA0 through DA3 which are stored in memory, cause a remapping, that is, the address from the CPU accesses a different part of the memory. With the fetching of each OP code, the mapping automatically returns to the bank switching signals. Importantly, the remapping, which occurs is controlled by the bits stored in the RAM (DAφ through DA3). Thus, with the remapping information stored in RAM, toggling can occur between different portions of the memory without requiring bank switching signals, or the like from the CPU. This enhances the CPU's performance since CPU time is not used for remapping. Additionally, it provides an easy tool for programming.

For some program languages it is desirable to separate data and the program into separate portions of the memory. For example, the 128K memory can be divided into two 64K memories, one for program and one for data. Switching can occur between these memory portions without the generation of bank switching signals by the CPU with the above described circuit. This arrangement is particularly useful when using the Pascal program language.

DISPLAY SUBSYSTEM

The display subsystem 48 of FIG. 1 receives data from the A bus and B bus and converts the data into video signals which may be used for displaying alphanumeric characters or other images on a standard raster scanned cathode ray tube display. The display subsystem 48 specifically generates on line 197, a standard NTSC color video signal and a video black and white video signal on line 198 (FIG. 8). This display subsystem, in addition to other inputs, receives a synchronization signal, and several clocking signals. For sake of simplicity, the standard color reference signal of 3.579545 MHz is shown as C3.5M. Twice this frequency and four times this frequency are shown as C7 M and C14M, respectively.

Before describing the details of the display subsystem 48, a discussion of a prior art display system will be helpful in understanding the present display subsystem. In U.S. Pat. No. 4,136,359, a video display system is described which is implemented in a commercially available computer, Apple-II, sold by Apple Computer, Inc., of Cupertino, Calif. In this system, 4-bit digital words are shifted in parallel into a shift register These words are then circulated in the shift register at 14 MHz to define a waveform having components at 3.5 MHz. Referring to FIG. 9, line 206, assume that the digital word 0001 is placed in the shift register and circulated at a rate of 14 MHz. The resultant signal which has a component of 3.5 MHz is shown on line 206. The phase relationship of this component to the 3.5 MHz reference signal determines the color of the resultant video signal. This relationship is changed by changing the 4-bit word placed in the shift register. As explained in the abovereferenced patent, if the signal 1000 is placed in the register and circulated, the resultant phase relationship of the 3.5 MHz component results in the color brown, this signal is shown on line 208. With this prior art technique, the luminance was determined by the DC component of the signals such as shown on lines 206 and

The display subsystem 48 of FIG. 1 also uses 4-bit words to generate the various color signals in a manner somewhat similar to the above-described system. Referring to FIG. 8 4-bit words representative of colors (16 possible colors) are coupled to the bus 180 (The genera- 5 tion of these words shall be described in detail in conjunction with FIG. 7.) Instead of using a shift register which circulates the 4-bit word, the same result is achieved by using a multiplexer 205 which sequentially selects each of the lines of the bus 180. The signals on 10 bus 180 also provide a luminance signal and a black and white video signal with a gray scale.

The 4 lines of the bus 180 are coupled to multiplexer 205; this multiplexer also receives the C7M and the C3M/ timing signals (again, Commercial Part No. 135 is 15 used with the pin connections shown in FIG. 8). These two timing signals cause each of the four lines to be sequentially selected and coupled to line 191. (Note that the order in which each of the lines of the bus 180 is selected does not change.)

In effect, the multiplexer operates to serialize the parallel signal from bus 180. Assume for sake of explanation that the digital signals on bus 180 are 1000 as indicated in FIG. 8. The signal on line 191 will then be 10001000 The output of the multiplexer 205 coupled to the input of the inverter 204 also receives in a sequential order, the signals from bus 180, however, in a different order. For the example shown, the input to inverter 204 is 00100010 After inversion, this results 30 in the signal 11011101 . . . on line 192. Effectively, the signals on lines 191 and 192 are added by resistors 199 and 200. The resultant waveform is an AC signal (no DC component) shown in FIG. 9 on line 209. Thus, with the described circuit, a chroma signal is generated, 35 having a predetermined phase relationship to the 5.5 MHz color reference signal. This phase relationship which is varied by changing the signals on bus 180 determines the color of the video signal on line 197.

In the prior art display discussed above, the DC com- 40 ponent of the color signal determines the luminance. In the present invention, the signals on bus 180 are coupled to the base of transistor 195, consists of an AC signal from resistors 199 and 200, and the luminance level also determined by the signals on bus 180. These inputs to 45 transistor 195, along with the C3.5M signal, generate a NTSC color signal on line 197 of improved quality when compared to the discussed prior art system.

In some cases, the signals on bus 180 are all binary ones or all binary zeros. When this occurs, there is no 50 in conjunction with FIG. 8. During one of the high AC component from resistors 199 and 200 (no color signal) and the resultant signal on line 197 is either "black" or "white".

The lines of bus 180 are also coupled through resistors to the base of a transistor 196. Each of these resis- 55 tors have a different value to provide a "weighting" to the binary signal. This weighting is used for non-color displays to provide "gray" shades as opposed to having a display with only black and white. The binary signals on bus 180 drive the transistor 196 to provide a video 60 poses of explaining for some of the display modes below signal on line 198. RGB is generated with weighted sums of these same five signals.

Referring now to FIG. 7, data from memory is coupled from the A bus and B bus to registers 159 and 158, respectively. These registers are clocked by the 1 MHz 65 clocking signal and its complement, thus permitting the sequential transfer of 8-bit words every 0.5 msec. As will be described, in some display modes the data is

16 transferred at the 2 MHz rate, and in other display modes, at a 1 MHz rate.

The registers 158 and 159 are coupled to an 8 line display bus 160. This display bus transfers data to registers 164 and 173, and also addresses to a memory 162. The registers 164 and 173 and memory 162 are enabled during specific display modes as will be apparent.

The character memory 162, in the presently preferred embodiment, is a random-access memory which stores patterns representative of alpha-numeric characters. Each time the computer is powered up, the character information is transferred from the ROM 50 into the character memory 162 during an initialization period. During character display modes, the signals from the display bus 160 are addresses, identifying particular alpha-numeric characters stored within the character memory 160. The vertical counter signals V_A , V_B , and ${
m V}_C$ (previously discussed in conjunction with adder 121 of FIG. 4) identify the particular line in each character 20 which is to be displayed. Thus, the generation of the digital signals representative of each of the characters occurs in an ordinary manner. The 7-bit signal representative of each line of each character (memory output) is coupled to the shift register 167. Through timing signals 25 not shown, either the register 164 or the character memory 162 is selected to allow the shift register 167 to receive either data directly from the A bus or B bus, or alpha-numeric character information from the memory

The 7-bits of information from either memory 162 or register 164 are serialized by the shift register 167 either at a 7 MHz rate or 14 MHz rate, depending upon the display mode. The serialized data is coupled by line 185 to the multiplexer 169, pins 1 and 4. The inverse of this data is also coupled to multiplexer 169, pin 3. Line 185 is also coupled as one input to the multiplexer 166 and to the register 170 (input 1).

The output 1 of register 170 (line 186) is coupled to the multiplexer 169, pin 1; to register 170 (input 2); and to multiplexer 166. Output 2 of register 170 (line 187) is coupled to input 3 of register 170 and also to multiplexer 166. Output 3 of register 170 (line 187) provides a third input to the multiplexer 166. Input 4 of the register 170 receives the output of the multiplexer 169 (line 189). Output 4 of register 120 (line 190) provides one control signal for the multiplexer 171.

The multiplexer 171 selects either the four lines of bus 183 or the four lines of bus 184. The output of multiplexer 171, bus 180, provides the 4-bit signal discussed resolution display modes (AHIRES), the multiplexer 171 is controlled by a timing signal from the output of

The multiplexer 166 selects either the lines of bus 181 or bus 182. The output of this multiplexer provides the signals for the bus 184. In all but the AHIRES display mode, multiplexer 166 selects bus 181. Thus, typically, the multiplexer 171 receives the signals from bus 174.

For purposes of description above, and also for pura simplifying assumption has been made. The signals coupled to the bus 180 by multiplexer 171, for most modes, are controlled by the serialized signal on line 190. This serialized signal is in sychronization with the C7M or C14M clocking signals. The multiplexer 205 of FIG. 8, which as described above, does the "spinning" for the parallel digital signal on bus 180, operates in sychronization with the multiplexer 171. In the descrip-

Apple Computer Inc • 1982

tion above, and except when otherwise noted below, it is assumed that, by way of example, if the multiplexer 171 is coupling all binary ones and zeros onto bus 180, the signal on line 191 will be either ones or zeros. Also for this condition the signal on line 192 will be all binary 5 zeros or ones, and thus, no AC signal is generated at the base of transistor 195. However, as actually implemented, there is a "phase" difference between the clocking of the multiplexer 171 when compared to the sampling of the signals from bus 180 by the multiplexer 10 205. This results in a first constant AC signal on the gate of transistor 195 even when it appears that all binary ones are on bus 180, and a second constant AC signal when all binary zeros are on the bus 180. Thus, in this signals are being generated, instead, as currently implemented, two constant colors are generated on a color display. Where a true black and white is desired, color suppression is introduced such as through the color

burst signal.

The circuit of FIG. 7, along with the circuit of FIG. 8, provides the capability for several distinct display modes. The first of these modes provides a display consisting of 40 characters (or spaces) per horizontal line. This requires a data rate of 8-bits/MHz or half the data 25 rate the memory is capable of delivering. In this mode, data is loaded from the A bus during every other 0.5μ sec period. (B bus is not used during this mode.) This data addresses the character memory 162, and along with the signals V_A , V_B and V_C , provides the appropri- 30 ate character line (7-bits) to the shift register 167. During this mode, registers 164 and 173 are disabled. The shift register 167 for this mode shifts the data at a data rate of 7 MHz (note CH80 is high, allowing the 7 MHz signal from gate 175 to control the shift register 167). 35 Each 7-bit signal is shifted serially onto line 185 and then to line 189 since multiplexer 169 selects pin 4. The data is shifted through the register 170 onto line 190. The serial binary signal on line 190 causes the selection of buses 183 or 184

The four lines of bus 183 during this mode are coupled to +V (register 173 is disabled); therefore the selection of bus 184 provides four binary ones. The selection of bus 184 provides four binary zeros through bus 181. Thus, the serial binary signal on line 190 pro- 45 vides either all binary ones or all binary zeros to bus 180. As discussed the circuit of FIG. 8 will provide a black and white display with 40 characters per line.

If the inverse and flashing timing means 172 is seplexer 169 shifts between pins 3 and 4. This causes the characters to change from white characters on a black background to black characters on a white background, and so on.

During the 80 character per line display mode, the 55 registers 158 and 159 are each loaded during sequential 0.5μ sec periods (this utilizes the 2 MHz cycle rate previously discussed). The shift register 167 shifts the character data from memory 162 at a 14 MHz rate. The serialized data at the 14 MHz rate is shifted through the 60 register 170 and again controls the multiplexer 171 as previously described. (Note that register 170 is always clocked at the 14 MHz rate.) Flashing again can be obtained as previously discussed.

In another alpha-numeric character display mode, the 65 background of each character may be in one color and the character itself (foreground) in another color. This mode provides 40 characters per line. The character

identification (address for RAM 162), is furnished on the A bus to register 159 at a frequency of 1 MHz. The color information (background color and foreground color) is furnished on the B bus as two 4-bit words to register 158. In the manner previously described, the address from register 159 selects the appropriate character from memory 162 and provides this information to shift register 167. The color information from the B bus is transferred to register 173. For purposes of explanation, assume that the 4-bits identifying the color red for the background are on bus 184 (from register 173 and multiplexer 166) and that 4-bits representing the color blue for the foreground are on bus 183. (Note that when register 173 is enabled, the signals from the register specification, when it states that "black" or "white" 15 override the binary ones and zeros which otherwise appear on the lines of bus 174.) The serial binary signal representative of the character itself on line 190, selects either the color blue from bus 183 for the character itself or the color red from bus 184 for the background. 20 The digital signals representative of these colors are transferred to bus 180 and provide the color data to the circuit of FIG. 8. For black and white displays, a "gray" scale is provided through the weighting circuit associated with transistor 196 of FIG. 8. Again, the multiplexer 169 may, through the timing means 172, alternate between the signal of line 185 and its inverse, which will have the effect of interchanging the foreground and background colors.

During the high resolution graphics modes, the character memory 162 is not used, but rather, data from the memory directly provides pattern information for display. This requires more mapping of data from within the main memory since new data is required for each line of the display. (Note that when characters are displayed, the character memory 162 provides the different signals required for the 8 lines of each character row. During these high resolution modes, the register 164 is enabled and the character memory 162 is disabled. Thus, the data from the A bus and B bus is shifted into the shift register 167. In these modes, the "HRES" signal to multiplexer 169 causes this multiplexer to select between pins 1 and 2. Pin 2 provides the signal directly from the shift register 167 while the signal on pin 1 is effectively the signal on line 185 delayed by one period of the C14M signal. This delay occurs through the register 170 from input 2 to output 2 since register 170 is clocked at C14M.

During a first graphics mode, data from the display bus 160 is loaded into shift register 167 at the rate of lected, each time the shift register 167 is loaded, multi- 50 7-bits/MHz. The data is serialized on line 185 and in the manner previously described for displaying characters, controls the selection of all binary ones and all binary zeros through the multiplexer 171. Note, as mentioned before, in the presently preferred embodiment, unless color suppression is used, this will not result in a black and white display, but rather a two-color display. If a high bit is present on line 140 of the display bus, the inverse and flashing timing means 172 causes the multiplexer 169 to alternate between pins 1 and 2. This switching occurs at a 1 MHz rate and provides a phase shift for every other 7-bits of data coupled to the multiplexer 171 on line 190. This results in an additional color being generated on the display for every other 7-bits of data.

For the above-described graphics modes when shift register 161 is shifting at a 7 MHz rate, 8-bits may be coupled to the bus 160 during each period. Specifically, as in the case of the differing background and fore-

Apple Computer Inc • 1982

Page 0632 of 0730

ground colors for the 40 character per line display mode, two 4-bit color words are shifted into register 173 at a rate of 1 MHz. Then, the multiplexer 171 selects between two predetermined colors on buses 183 and 184. Note these colors can be changed at a 1 MHz rate. 5

In an additional color mode identified as "AHIRES" multiplexer 171 operates under the control of gates 176, 177 and 178. In effect, multiplexer 171 selects bus 184 and latches the signals on this bus every four cycles of the C14M clock. Data is shifted into the shift register 10 167 from the A bus and B bus every 0.5μ sec the register 167 operates under the control of the C14M signal. Each data bit on line 185 is shifted first to line 186, then to line 187 and finally to line 188. These lines are coupled to the multiplexer 171 through multiplexer 166 15 frequency is equal to 4f. which selects bus 182 since AHIRES is high. In effect, what occurs is that 4-bit color words are serialized onto line 185 and then brought back into parallel on bus 182. Since multiplexer 171 latches the signals on bus 184 every four cycles of the C14M signal, a new color word 20 verting means includes an inverter coupled to an output is generated at a 3.5 MHz rate on the bus 180. The resultant display is 140 by 192 colored blocks wherein each block can be any one of 16 colors.

In the last display mode, typically used with color suppression, data is shifted into the shift register 167 25 from the display bus at the rate of 14-bits/MHz. The data is serialized onto line 185 and controls the selection of either all binary ones or all zeros through multiplexer 171. This provides the highest resolution graphics display for the system.

Thus, a microcomputer with video display capability has been described. The computer is fabricated from commercially available parts and provides high utilization of these parts. Numerous existing programs including many of those which operate on the Apple-II com- 35 puter, may be employed in the above-described computer.

I claim:

1. In a digitally controlled, raster scanned, video display for use with a microcomputer, or the like, which 40 memory coupled to said shift register. display provides color images in response to chroma signals having predetermined phase relationships to a reference signal of frequency (f), a circuit for providing a digitally controlled chroma signal comprising:

digital word generation means for generating prede- 45 termined digital signals;

serializing means coupled to said generation means for repeating said word in a serial form at a predetermined frequency so as to provide frequency components at said frequency f;

converting means, coupled to said serializing means for converting outputs from said serializing means to an AC signal;

whereby a video chroma signal is generated.

2. The circuit defined by claim 1 including additional circuit means coupled to said digital word generation means for providing a DC luminance signal.

3. The circuit defined by claim 1 wherein said digital words are coupled to a resistive weighting network for providing a gray scale video signal.

4. The circuit defined by claim 1 wherein said digital words are 4-bit words and w'erein said predetermined

5. The circuit defined by claim 4 wherein said serializing means comprises a multiplexer which is controlled in sychronization with said frequency f.

6. The circuit defined by claim 5 wherein said conof said multiplexer.

7. The circuit defined by claim 6 including additional circuit means coupled to said digital word generation means for providing a DC luminance signal.

8. The circuit defined by claim 1 wherein said digital word generation means comprises:

a source of digital data for controlling said display;

a first register coupled to receive data from said source of data;

a multiplexer for selecting between two buses, the output of said multiplexer coupled to said serializing means, said buses coupled to said first register,

a shift register coupled to receive data from said source of data, said shift register providing a serialized digital signal for controlling said multiplexer.

9. The circuit defined by claim 8 including a character memory for storing data representative of alpha numeric characters, said memory coupled to receive address from said source of data, the output of said

10. The circuit defined by claim 9 wherein when said first register is disabled, one of said two buses is clamped to provide all binary ones, and the other of said buses provides all binary zeros.

11. The circuit defined by claim 10 wherein said shift register is controlled by a plurality of clocking signals, all of which are synchronized with said frequency f.

50


55

60

65



Apple /// Computer Information



APPLE /// ROM INFO

ADDED BY DAVID T CRAIG · 2006

Apple /// ROM Information

APPLE /// ROM INFORMATION



by David Craig 736 Edgewater, Wichita, Kansas 67230 1986

This document describes the Apple /// microcomputer ROM organization. The ROM listing used was from Apple Computer's patent (# 4,383,296) of May 10, 1983 as assigned to Wendell B. Sander. The ROM listing appears to be from December 20, 1979.

The ROM occupies 4K bytes of memory in the address range \$F000—\$FFFF. This ROM is used by the Apple /// at system power-up to test various hardware components, initialize the character generator bitmap, and boot SOS (Sophisticated Operating System) from the Apple ///'s internal floppy diskette drive.

The ROM is organized as follows (routine names in lowercase were created by me since the source code did not contain a name at the particular location):

Addresses	Name	Description
F000-F124	REGRWTS	Read/Write a disk track and sector
F125-F12A	SETTRK	Set slot dependent track location
F12B-F13D	CHKDRV	Check if disk motor is stopped
F13E-F147	DRVINDX	Get index to drive number
F148-F1B9	READ16	Read disk sector
F1BA-F1BC	GOSERV	Interrupt service vector
F1BD-F218	RDADR15	Read disk sector address field
F219-F2B2	WRITE16	Write disk sector
F2B3-F2BB	SERVICE	Interrupt servicer
F2BC-F2C5	WNIBL9	Write 7-bit nibbles to disk
F2C5-F310	PRENIB16	Pre-nibblize disk sector data
F311-F354	POSTNIB16	Post-nibblize disk sector data
F355-F395	NIBL	5-bit to 7-bit nibble conversion table
F396-F3FF	DNIBL	7-bit to 6-bit denibbleize conversion table
F400-F455	SEEK	Disk track seeker
F456-F466	MSWAIT	100 microsecond delayer
F467-F46F	ONTABLE	Disk phase ON time table (in 100 microsecs)
F470-F478	OFFTABLE	Disk phase OFF time table (in 100 microsecs)
F479-F49F	BLOCKIO	Read/write a disk block (2 sectors)

Apple /// Information

- 1 -

by David Craig (1986)

Apple /// ROM Information

F4A0-F4A7	SECTABL	Block to sector conversion table
F4A8-F4C4	ANALOG	Joystick read routine
F4C5-F4CC	RAMTBL	RAM test bytes
F4CD-F4ED	CHPG	Hardware component phrases (eg "RAM", "ROM",)
F4EE-F523	DIAGN	ROM system power-up entry (calls RECON [F689])
F524-F531	NXBYT	Test RAM page 0 (Zero Page)
F532-F545	CNTWR	Test RAM page 1 (Stack Page)
F546-F574	memsize	Size the RAM EATRY
F575-F589	ERRLP	Display screen error line ("DIAGNOSTICS")
F5BA-F5E6	zpgstktst	Display screen error line ("DIAGNOSTICS") Test RAM zero page & stack page
F5E7-F60C	ROMTST	Test ROM hardware
F60D-F63D	VIATST	Test VIA hardware
F63E-F652	ACIA İ	Test ACIA hardware
F653-F67A	ATD I	Test A/D hardware
F67B-F688	KEYPLUG	Test keyboard plugin
F689-F6C1	RECON	Reconfigure system (tests for Apple-1 key)
F6C2-F6E5	SEX	System exerciser
F5E6-F737	USRENTRY	Main RAM tester
F738-F747	STRWT	Error message string writer
F748-F77A	RAM i	Determine size of RAM
F77B-F783	MESSERR	Display error message
F784-F7A0	RAMSET	Setup RAM
F7A1-F7C8	PTRINC	Increment extended addressing pointer
F7C9-F7F6	RAMERR	RAM error handler
F7F7-F7FF	RAMWT	RAM write
F800-F900 i	RET1 i	Nested RTS 'table' routine
F901-F92B	ENTRY	SARA Monitor entry point
F92C-F95D	GETNUM	Get number from user
F92E-F96B	TOSUB	Execute Monitor command
F96C-F97B	CMDTAB	Monitor command code table
F97C-F98B	CMDVEC	Monitor command vector table (byte-long entries)
F98C-F9AB	NXTA4	Increment 2 byte pointer
F9AC-F9C1	PRBYTE	Output a byte to screen
F9C2-F9C8	PRBYCOL	Output a byte followed by a colon
F9C9-F9D3	TST80WID	Test for 80-column screen width
F9D4-F9DE	A1PC	Test for new P.C.
F9DF-FA06	ASCII1	Store user ASCII string into memory
FA07-FA25	ASCII	Fetch ASCII character from keyboard
FA26-FA2B	CRMON	Dump line of hexadecimal bytes due to user CR
FA2C-FA3A	MOVE	Move bytes around in memory
FA3B-FA51	VRFY	Verify memory byte range
FA52-FA77	MISMATCH	Output verify mismatch data line
FA78-FA7A	USER	User control vector
FA7B-FA82	JUMP	Transfer control to user routine
FA83-FA90	RWERROR	Output error number
FA91-FA99	DEST	Copy source pointer to destination pointer
FA9A-FAB7	SEP	Test for seperator character in input line
FAB8-FABF	SETMODE	Setup user mode
FACO-FAEB	READ	Handle Monitor READ disk block command
FAE9-FB20	DUMP8	Output line of memory bytes
FB21-FB48	DUMPASC	Output line of memory bytes as ASCII
FB49-FB4E	COL80	Setup 80-column display mode
FB4F-FB92	COL40	Setup 40-column display mode

Apple /// Information — 2 — by David Craig (1986)

Apple /// ROM Information

EDOO EDAO	CONTROL	
FB93-FBA3	CONTROL	Handle user control character input
FBA4-FBB6	CURUP	Handle cursor up motion
FBB7-FBC8	CURIGHT	Handle cursor right motion
FBC9-FBD4	DURDOWN	Handle cursor down motion
FBD5-FBD8	LSTBACK	Handle backspace motion
FBD9-FBF1	CURLEFT	Handle cursor left motion
FBF2-FC04	COUT2	Output character to screen
FC05-FC24	BASCALC1	Compute character base address for screen output
FC25-FC32	COUT	Output character to current output device
FC33-FC35	COUT1	Character output vector
FC36-FC51	TSTBELL	Handle BELL character output (beep speaker)
FC52-FC5A	LNFD	Handle LINE FEED character output
FC5B-FC9C	SCROLL	Scroll screen lines
FC9D-FCAC	DISPLAY	Display character on 40-column screen
FCAD-FCBA	DSPL80	Display character on 80-column screen
FCBB-FCD4	NOTCR	Handle non-control character output
FCD5-FD0B	GETLNZ	Read user ASCII line from keyboard
FDOC-FDOE	RDKEY	Read keyboard key input vector
FD0F-FD47	KEYIN	Read raw keyboard key
FD48-FD5F	ESC3	Handle ESC character cursor motion
FD60-FD76	RDCHAR	Read keyboard character
FD77-FD7E	GOESC	ESC key cursor motion handler
FD7F-FD87	ESCVECT	ESC key editing command key code table
FD88-FD97	PICK	Read character from current cursor location
FD98-FDC5	CLDSTART	Cold boot system (initialize ROM globals)
FDC6-FEAD	GENENTR	Load character generator RAM with bitmap
FEAE-FEC4	VRETRCE	Wait/poll for CRT vertical retrace
FEC5-FFB3	CHRSET	Character generator character bitmap table
FFB4-FFB7	HOOKS	Output/Input vectors
FFB8-FFBB	VBOUNDS	Screen dimension bounds (0,80,0,24)
FFBC-FFBF	NMIIRO	NMI request vector (JMP RECON [F689] RTI)
FFCO-FFEF	applecwrite	Apple Computer, Inc. 1980 copyright phrase
FFF0-FFF9	ESCTABL	ESC character table
FFFA-FFFB	NMI	NMI vector [FFCA]
FFFC-FFFD	RESET	RESET vector [F4EE] (Power-up Diagnostics)
FFFE-FFFF	IRG	IRG vector [FFCD]



Apple /// Information

- 3 -

by David Craig (1986)

Apple Computer Inc • 1982

Page 0638 of 0730

	Apple	e /// Computer Information • Apple /// Level 2 Service Reference	ce Manual	
Γ	0		0	
	0		7 0	
	0		0	
	0	Source Code Listing	0	
	0	for	0	
	0		0	
	0		0	
	0		0	
	0		0	
	0		0	
	0		0	
	0		0	
	0	ROM - Disk I/O	0	
	0	KOWI - DISK I/O	0	
	0		0	
	0		0	
	0		0	
	0		0	
	0	David T. Craig	0	
	0	736 Edgewater	0	
	0	Wichita, Kansas 67230	0	
	0		0	
L				
Annle	Compute	er Inc • 1982	Page 0639	 of Ո73Ո
(, ,bbio ,	Sompatt		. 490 0000	5. 5. 50

10/31/89 9:56	HD:Apple ///:ROM - Disk I/O Page
ØØØØ	; 4444444444444444444444444444444444444
7000 7000	APPLE /// ROM - DISK I/O ROUTINES
୪୪୪୪ ୪୪୪୪	COPYRIGHT 1979 BY APPLE COMPUTER, INC.
00000 00000	,
3888	.ABSOLUTE
7999	.PROC DISKIO
8888 j	.ORG ØFØØØ
ଉଉଉଉ ।	
FØØØI	**********
FØØØ	; CRITICAL TIMING *
FØØØ FØØØ	; REQUIRES PAGE BOUND * CONCIDENTIANS FOR *
FØØØI	; CONSIDERATIONS FOR * ; CODE AND DATA *
FØØØ	;CODE *
FØØØj	; VIRTUALLY THE ENTIRE *
FØØØI	; 'WRITE' ROUTINE *
FØØØ	; MUST NOT CROSS *
FØØØ FØØØ	; PAGE BOUNDARIES * ; CRITICAL BRANCHES IN *
FØØØ	; THE WRITE', 'READ', *
FØØØ	; AND 'READ ADR' SUBRS *
FØØØ	; WHICH MUST NOT CROSS *
FØØØ	; PAGE BOUNDARIES ARE *
FØØØ	; NOTED IN COMMENTS *
FØØØ FØØØ	* ****************
: 000 : 000	;
: 000 : 000	EQUATES *
7000	*
FØØØ Ø2ØØ	NBUF1 .EQU Ø2ØØ
7ØØØ Ø3Ø2	NBUF2 .EQU Ø3Ø2 ; (ZERO PAGE AT \$3ØØ)
FØØØ	POPULATION OF THE PROPERTY OF
FØØØ ØØ8Ø FØØØ ØØEØ	HRDERRS .EQU 8Ø DVMOT .EQU ØEØ
LQQQ	DVMOT .EQU ØEØ ;
7ØØØ ØØ81	IBSLOT .EQU 81
FØØØ ØØ82	IBDRVN .EQU IBSLOT+1
FØØØ ØØ83	IBTRK .EQU IBSLOT+2
FØØØ ØØ84	IBSECT .EQU IBSLOT+3
FØØØ ØØ85	IBBUFP .EQU IBSLOT+4 ; & 5
FØØØ ØØ87	IBCMD .EQU IBSLOT+6
FØØØ ØØ88 FØØØ ØØ89	IBSTAT .EQU IBSLOT+7 IBSMOD .EQU IBSLOT+8
FØØØ ØØ89	IBSMOD .EQU IBSLOT+8 CSUM .EQU IBSMOD ; USED ALSO FOR ADDRESS HEADER CKSUM
FØØØ ØØ8A	IOBPDN .EQU IBSLOT+9
FØØØ ØØ8B	IMASK .EQU IBSLOT+ØA
FØØØ ØØ8C	CURTRK .EQU IBSLOT+ØB
FØØØ ØØ85	DRVOTRK EQU CURTRK-7
FØØØ	; SLOT 4, DRIVE 1
FØØØ FØØØ	; SLOT 4, DRIVE 2
: 000 : 000	; SLOT 5, DRIVE 1 ; SLOT 5, DRIVE 2
PØØØ	; SLOT 6, DRIVE 1
FØØØ	; SLOT 6, DRIVE 2
FØØØ ØØ93	RETRYCNT .EQU IBSLOT+12
7ØØØ ØØ94	SEEKCNT .EQU IBSLOT+13
FØØØ ØØ9B	BUF .EQU IBSLOT+1A
FØØØ ØØ9F	ENVTEMP - EQU IBSLOT+1E
TØØØ TØØØ	; IBSLOT+\$1F NOT USED
- 0000 - 0000	*************
7000	*
røøøi	;READADR *
røøø i	*
7000	************
FØØØ	
PØØØ ØØ95	COUNT .EQU IBSLOT+14 ; 'MUST FIND' COUNT.
FØØØ ØØ95 FØØØ ØØ96	LAST .EQU IBSLOT+14 ; 'ODD BIT' NIBLS. CKSUM .EQU IBSLOT+15 ; CHECKSUM BYTE.
: 000 0036 : 000 0097	CSSTV .EQU IBSLOT+16 ; FOUR BYTES
FØØØ	; CHECKSUM, SECTOR, TRACK, AND VOLUME.
FØØØ j	;
PØØØ	*************
FØØØ	, ant m
FØØØ FØØØ	;WRITE *
: 000 : 000	USES ALL NBUFS *
- 8000 - 8000	; AND 32-BYTE *
FØØØ	; DATA TABLE 'NIBL' *
FØØØ	*
FØØØ	**************
røøø	;
7ØØØ	*************
FØØØ	, DEAD *
FØØØ FØØØ	;READ *
FØØØ FØØØ	USES ALL NBUFS *
: 000 : 000	; USES LAST 54 BYTES *
	; OF A CODE PAGE FOR *

10/31/0	89 9:56		HD:Apple ///:	ROM - Disk I/O	Page
FØØØ		; SIGNIFICAN			
FØØØ FØØØ		; OF DNIBL T	*****************		
FØØØ		; **********	*****		
FØØØ		;			
FØØØ FØØØ		********	*		
FØØØ		;SEEK	*		
FØØØI		;	*		
FØØØ FØØØ		********	*****		
:000 Ø	Ø95	TRKCNT .EQ	J COUNT	; HALFTRACKS MOVED COUNT.	
PØØØI Ø		TRKCNT .EQ PRIOR .EQ TRKN .EQ	J IBSLOT+1C	·	
ଅଷ୍ଟର ଅଷ୍ଟର	Ø9E	TRKN .EQ	J IBSLOT+1D		
7000 7000		*******	*****		
PØØØ		;	*		
7ØØØ		;MSWAI	r *		
7000 7000		*******	*******		
PØØØ		;			
7000 0		MONTIMEL .EQ	J CSSTV+2	; MOTOR-ON TIME ; COUNTERS.	
FØØØIØ FØØØI	Ø9A	MONTIMEH .EQ	J MONTIMEL+1	; COUNTERS.	
FØØØ		********	*****		
-ØØØ		;	*		
FØØØ FØØØ		; DEVICE A			
- 0000 - 0000		, ASSIGNM	*		
PØØØ		*******	*****		
FØØØ FØØØ C	Ø8 Ø	; puxeeoee eo	T acasa	· curber buyer ore	
Pagal C		PHASEOFF .EQ PHASEON .EQ	J ØCØ81	; STEPPER PHASE OFF. ; STEPPER PHASE ON. ; Q7L,Q6L=READ ; Q7L,Q6H=SENSE WPROT ; Q7H,Q6L=WRITE ; Q7H,Q6H=WRITE STORE	
røøøi c	Ø8C	Q6L .EQ Q6H .EQ Q7L .EQ Q7H .EQ	J ØCØ8C	; Q7L,Q6L=READ	
FØØØI C		Q6H .EQ	J ØCØ8D	; Q7L,Q6H=SENSE WPROT	
røøøic røøøic		Q/L .EQ	J ØCØ8E	; Q/H,Q6L=WRITE - O7H O6H=WRITE STORE	
FØØØ F		Q7H .EQI INTERUPT .EQI	J ØFFEF	, Q/H,QOH-WRITE STOKE	
FØØØ F		ENVIRON .EQ	U ØFFDF		
7000 0 7000 0		ONEMEG .EQI TWOMEG .EQI			
POOD	W/I	: WOMEG .EQ	J /E		
-ØØØ		*******	*****	**	
7000 7000		; ; EQUATES FOR 1	משת אום מוסכע		
PØØØ		; EQUALES FOR :	KMI2 WND BLOCK		
7ØØØ		*******	******	**	
FØØØ FØØØ C	7100	; MOTODOFF FO	J ØCØ88		
FØØØ C		MOTOROFF EQUIPMOTORON EQUIPMOTORON EQUIPMOTORON			
FØØØ C		DRVOEN .EQ	J ØCØ8A		
FØØØI C		DRV1EN .EQ			
FØØØ C FØØØ C		PHASON .EQ			
ØØØ Ø		TEMP .EQ		; PUT ADDRESS INFO HERE	
PØØØ Ø		CSUM1 .EQ			
FØØØ Ø: FØØØ Ø:		SECT .EQ			
- 0000 0:		TRKN1 .EQ			
gadi q		VOLUME .EQ	J TRACK+1		
FØØØ Ø: FØØØ Ø:		IBRERR .EQ			
ש ושששי: שוששש:		IBDERR .EQ IBWPER .EQ			
POODI O		IBNODRV .EQ			
7000 7000		;	******	***	
: 0000 : 0000		;		* *	
-øøø		; READ WRI	TE A	*	
FØØØ		; TRACK AND	SECTOR	*	
FØØØ FØØØ		; -*********	*****	* ***	
7000 7000		,			
PØØØ A		REGRWTS LDY	#Ø1	<pre>; RETRY COUNT ; GET SLOT # FOR THIS OPERATION</pre>	
FØØ2 A		LDX		GET SLOT # FOR THIS OPERATION	
FØØ4 8 FØØ6 A		STY LDA		; ONLY ONE RECALIBRATE PER CALL	
FØØ8 8	5 8F	STA	Ø8F		
FØØA Ø	18	PHP		; DETERMINE INTERRUPT STATUS	
FØØB 6 FØØC 6.		PLA ROR			
PØØDI 6.		ROR		; GET INTERRUPT FLAG INTO BIT 7	
PØØE 6.	A	ROR	A		
FØØF 6		ROR			
FØ1Ø 8 FØ12 A		STA LDA		; PRESERVE ENVIRONMENT	
7Ø15 8		STA		, INESERVE ENVIRONMENT	
7Ø17 2	Ø 2BF1	JSR		; SET ZERO FLAG IF MOTOR STOPPED	
FØ1A Ø		PHP	*******	; SAVE TEST RESULTS	
	.5 85	LDA	IBBUFP	; MOVE OUT POINTER TO BUFFER INTO ZPAGE	

)/31/89 9:56		п	J:Apple ///:R	ROM - Disk I/O Page
1F A5 86		LDA	IBBUFP+1	
21 85 9C 23 A9 EØ		STA LDA	BUF+1 #DVMOT	
25 85 9A		STA	MONTIMEH	
27 A5 82		LDA	IBDRVN	; DETERMINE DRIVE ONE OR TWO
29 C5 8A		CMP	IOBPDN	; SAME DRIVE USED BEFORE
2B 85 8A		STA	IOBPDN	; SAVE IT FOR NEXT TIME
2D Ø8 2E 6A		PHP ROR	A	; KEEP RESULTS OF COMPARE ; GET DRIVE NUMBER INTO CARRY
2F BD 89CØ		LDA	MOTORON, X	; TURN ON THE DRIVE
32 9ØØ1		BCC	DRIVSEL	; BRANCH IF DRIVE 1 SELECTED
34 E8		INX		; SELECT DRIVE 2
35 BD 8ACØ 38 2Ø 4CF3	DRIVSEL	LDA	DRVOEN, X	. INCUDE ONE MECAUEDEZ ODEDATION
3B 28 4CF3		JSR PLP	SET1MEG	; INSURE ONE MEGAHERTZ OPERATION ; WAS IT SAME DRIVE?
3C FØØA		BEQ	OK	, may 21 bina bit 12.
3E 28		PLP		; MUST INDICATE DRIVE OFF BY SETTING ZERO FLAG
3F AØ Ø7		LDY	#Ø7	; DELAY 150 MS BEFORE STEPPING
41 2Ø 56F4 44 88	DRVWAIT	JSR	MSWAIT	; (ON RETURN A=Ø)
45 DØFA		DEY BNE	DRVWAIT	
47 Ø8		PHP	DUANTI	; NOW ZERO FLAG SET
48 A5 83	ок	LDA	IBTRK	; GET DESTINATION TRACK
4A A6 81		LDX	IBSLOT	; RESTORE PROPER X (SLOT*16)
4C 2Ø Ø4F1		JSR	MYSEEK	; AND GO TO IT
4F	; NOW AT T		RED TRACK	WAS THE MOTOR ON TO START WITH?
4F 28 5Ø DØ17		PLP BNE	TRYTRK	; WAS MOTOR ON? ; IF SO, DON'T DELAY, GET IT TODAY!
52 Del /	•	DNE	TUITKK	, IF 50, DON I DELAI, GET IT TODAT:
52	; MOTOR WA	S OFF,	WAIT FOR IT	TO SPEED UP
52	<i>;</i>	•		
52 AØ 12	MOTOF	LDY	#12	; WAIT EXACTLY 100 US FOR EACH COUNT
54 88	CONWAIT	DEY	201117.77	; IN MONTIME
55 DØFD		BNE	CONWAIT	. COLUMN LID TO GOOG
57 E6 99 59 DØF7		INC BNE	MONTIMEL MOTOF	; COUNT UP TO ØØØØ
5B E6 9A		INC	MONTIMEH	
5D 3ØF3		BMI	MOTOF	
5F 5F	;		*****	
			KS STOPPED TI	HEN
5F 5F 5F 5F	; THE DRIV	E IS NO	OKS STOPPED TO OT PRESENT.	
5F 5F 5F 5F	; THE DRIV	E IS NO	T PRESENT.	**
5F 5F 5F	; THE DRIV	E IS NO	OT PRESENT.	** ; IS DRIVE PRESENT?
5F 5F 5F 5F 5F 2Ø 2BF1 62 DØØ5 64 A9 8Ø	; THE DRIV	E IS NO ****** JSR BNE LDA	OT PRESENT. CHKDRV TRYTRK #IBNODRV	**
5F 5F 5F 5F 5F 2Ø 2BF1 62 DØØ5 64 A9 8Ø 66 4C EAFØ	; THE DRIV ; ;******** ;	E IS NO ****** JSR BNE	OT PRESENT. CHKDRV TRYTRK	** ; IS DRIVE PRESENT? ; YES, CONTINUE
5F 5F 5F 5F 6F 2Ø 2BF1 62 DØØ5 64 A9 8Ø 66 4C EAFØ 69 69	; THE DRIV ; ;******** ; NODRIVERR ; NOW CHEC	E IS NO ***** JSR BNE LDA JMP K IF IT	T PRESENT. CHKDRV TRYTRK #IBNODRV HNDLERR	** ; IS DRIVE PRESENT? ; YES, CONTINUE
5F 5F 5F 5F 5F 62 DØØ5 64 A9 8Ø 666 4C EAFØ 69 69	; THE DRIV ; ;******** ; NODRIVERR ; NOW CHEC	E IS NO ***** JSR BNE LDA JMP K IF IT	T PRESENT. CHKDRV TRYTRK #IBNODRV HNDLERR	** ; IS DRIVE PRESENT? ; YES, CONTINUE ; NO, GET TELL EM NO DRIVE FORMAT DISK COMMAND, FOR THIS OPERATION
5F 5F 5F 5F 5F 2Ø 2BF1 62 DØØ5 64 A9 8Ø 66 4C EAFØ 69 69 69 69 69 69 69 69 69 89 A5 87	; THE DRIV ; ;******** ; NODRIVERR ; NOW CHEC ; LOCATE	E IS NO ****** JSR BNE LDA JMP K IF IT THE COR	CHKDRV TRYTRK #IBNODRV HNDLERR CIS NOT THE PRECT SECTOR P	** ; IS DRIVE PRESENT? ; YES, CONTINUE ; NO, GET TELL EM NO DRIVE FORMAT DISK COMMAND, FOR THIS OPERATION ; GET COMMAND CODE # ; IF NULL COMMAND, GO HOME TO BED
5F 5F 5F 5F 67 68 68 69 69 69 69 69 69 68 68 68 68 68 68 68 68 68 68	; THE DRIV ; ******** ; NODRIVERR ; NOW CHEC ; LOCATE ; TRYTRK	E IS NO ****** JSR BNE LDA JMP K IF IT THE COR LDA BEQ CMP	CHKDRV TRYTRK #IBNODRV HNDLERR CIS NOT THE I	; IS DRIVE PRESENT? ; YES, CONTINUE ; NO, GET TELL EM NO DRIVE FORMAT DISK COMMAND, FOR THIS OPERATION ; GET COMMAND CODE # ; IF NULL COMMAND, GO HOME TO BED ; COMMAND IN RANGE?
5F 5F 5F 5F 5F 2Ø 2BF1 62 DØØ5 64 A9 8Ø 66 4C EAFØ 69 69 69 69 69 69 69 69 69 69	; THE DRIV ; ******** ; NODRIVERR ; NOW CHEC ; LOCATE ; TRYTRK	E IS NO ****** JSR BNE LDA JMP K IF IT THE COR LDA BEQ CMP BCS	CHKDRV TRYTRK #IBNODRV HNDLERR IS NOT THE IRECT SECTOR IBCMD ALLDONE #03 ALLDONE	** ; IS DRIVE PRESENT? ; YES, CONTINUE ; NO, GET TELL EM NO DRIVE FORMAT DISK COMMAND, FOR THIS OPERATION ; GET COMMAND CODE # ; IF NULL COMMAND, GO HOME TO BED ; COMMAND IN RANGE? ; NO, DO NOTHING!
5F 5F 5F 5F 2Ø 2BF1 62 DØØ5 64 A9 8Ø 66 4C EAFØ 69 69 69 69 69 69 69 69 68 FØ76 6B FØ76 6B BØ72 71 6A	; THE DRIV ; ******** ; NODRIVERR ; NOW CHEC ; LOCATE ; TRYTRK	E IS NO ****** JSR BNE LDA JMP K IF IT THE COR LDA BEQ CMP BCS ROR	CHKDRV TRYTRK #IBNODRV HNDLERR TIS NOT THE IRECT SECTOR IBCMD ALLDONE #Ø3 ALLDONE A	; IS DRIVE PRESENT? ; YES, CONTINUE ; NO, GET TELL EM NO DRIVE FORMAT DISK COMMAND, FOR THIS OPERATION ; GET COMMAND CODE # ; IF NULL COMMAND, GO HOME TO BED ; COMMAND IN RANGE? ; NO, DO NOTHING! ; SET CARRY=1 FOR READ, Ø FOR WRITE
5F 5F 5F 5F 5F 2Ø 2BF1 62 DØØ5 64 A9 8Ø 66 4C EAFØ 69 69 69 69 69 A5 87 6B FØ76 6D C9 Ø3 6F BØ72 71 6A 72 BØØB	; THE DRIV ; ******** ; NODRIVERR ; NOW CHEC ; LOCATE ; TRYTRK	E IS NO ****** JSR BNE LDA JMP K IF IT THE COR LDA BEQ CMP BCS	CHKDRV TRYTRK #IBNODRV HNDLERR CIS NOT THE I RECT SECTOR I IBCMD ALLDONE #Ø3 ALLDONE A TRYTRK2	** ; IS DRIVE PRESENT? ; YES, CONTINUE ; NO, GET TELL EM NO DRIVE FORMAT DISK COMMAND, FOR THIS OPERATION ; GET COMMAND CODE # ; IF NULL COMMAND, GO HOME TO BED ; COMMAND IN RANGE? ; NO, DO NOTHING!
5F 5F 5F 5F 2Ø 2BF1 62 DØØ5 64 A9 8Ø 66 4C EAFØ 69 69 69 69 69 A5 87 6B FØ76 6B FØ76 6F BØ72 71 6A 72 BØØB 74 AD DFFF 77 29 7F	; THE DRIV ; ******** ; NODRIVERR ; NOW CHEC ; LOCATE ; TRYTRK	E IS NO ******* JSR BNE LDA JMP K IF IT THE COR LDA BEQ CMP BCS ROR BCS ROR BCS LDA AND	CHKDRV TRYTRK #IBNODRV HNDLERR TIS NOT THE IRECT SECTOR IBCMD ALLDONE #Ø3 ALLDONE A	; IS DRIVE PRESENT? ; YES, CONTINUE ; NO, GET TELL EM NO DRIVE FORMAT DISK COMMAND, FOR THIS OPERATION ; GET COMMAND CODE # ; IF NULL COMMAND, GO HOME TO BED ; COMMAND IN RANGE? ; NO, DO NOTHING! ; SET CARRY=1 FOR READ, Ø FOR WRITE
5F 5F 5F 5F 5F 2Ø 2BF1 62 DØØ5 64 A9 8Ø 66 4C EAFØ 69 69 69 69 69 69 69 80 70 80 80 71 80 80 80 80 80 80 80 80 80 80	; THE DRIV ; ******** ; NODRIVERR ; NOW CHEC ; LOCATE ; TRYTRK	E IS NO ******* JSR BNE LDA JMP K IF IT THE COR LDA BEQ CMP BCS ROR BCS LDA AND STA	CHKDRV TRYTRK #IBNODRV HNDLERR TIS NOT THE I RECT SECTOR I IBCMD ALLDONE #Ø3 ALLDONE A TRYTRK2 ENVIRON #TWOMEG ENVIRON	** ; IS DRIVE PRESENT? ; YES, CONTINUE ; NO, GET TELL EM NO DRIVE FORMAT DISK COMMAND, FOR THIS OPERATION ; GET COMMAND CODE # ; IF NULL COMMAND, GO HOME TO BED ; COMMAND IN RANGE? ; NO, DO NOTHING! ; SET CARRY=1 FOR READ, Ø FOR WRITE ; MUST PRENIBBLIZE FOR WRITE
5F 5F 5F 5F 5F 2Ø 2BF1 62 DØØ5 64 A9 8Ø 66 4C EAFØ 69 69 69 69 69 69 A5 87 6B FØ76 6B FØ76 6B EØ72 71 6A 72 BØØB 74 AD DFFF 77 29 7F 79 8D DFFF 7C 2Ø C4F2	NODRIVERR NOW CHECK LOCATE TRYTRK CMD Read 2-Write	E IS NO ******* JSR BNE LDA JMP K IF IT THE COR LDA BEQ CMP BCS ROR ROR ROR SCS LDA AND JSR	T PRESENT. CHKDRV TRYTRK #IBNODRV HNDLERR IS NOT THE IRECT SECTOR I IBCMD ALLDONE #Ø3 ALLDONE A TRYTRK2 ENVIRON #TWOMEG ENVIRON PRENIB16	; IS DRIVE PRESENT? ; YES, CONTINUE ; NO, GET TELL EM NO DRIVE FORMAT DISK COMMAND, FOR THIS OPERATION ; GET COMMAND CODE # ; IF NULL COMMAND, GO HOME TO BED ; COMMAND IN RANGE? ; NO, DO NOTHING! ; SET CARRY=1 FOR READ, Ø FOR WRITE ; MUST PRENIBBLIZE FOR WRITE ; SHIFT TO HIGH SPEED!
5F 5F 5F 5F 5F 2Ø 2BF1 62 DØØ5 64 A9 8Ø 66 4C EAFØ 69 69 69 69 69 A5 87 6B FØ76 6B FØ76 6F BØ72 71 6A 72 BØØB 774 AD DFFF 779 8D DFFF 779 8D DFFF 77C 2Ø C4F2 7F AØ 7F	; THE DRIV ; ******** ; NODRIVERR ; NOW CHEC ; LOCATE ; TRYTRK	JSR LDA AND STA LDY	CHKDRV TRYTRK #IBNODRV HNDLERR IS NOT THE IRECT SECTOR IBCMD ALLDONE #03 ALLDONE A TRYTRK2 ENVIRON #TWOMEG ENVIRON PRENIB16 #75	** ; IS DRIVE PRESENT? ; YES, CONTINUE ; NO, GET TELL EM NO DRIVE FORMAT DISK COMMAND, FOR THIS OPERATION ; GET COMMAND CODE # ; IF NULL COMMAND, GO HOME TO BED ; COMMAND IN RANGE? ; NO, DO NOTHING! ; SET CARRY=1 FOR READ, Ø FOR WRITE ; MUST PRENIBBLIZE FOR WRITE
5F 5F 5F 5F 5F 2Ø 2BF1 62 DØØ5 64 A9 8Ø 66 4C EAFØ 69 69 69 69 69 69 A5 87 6B FØ76 6D C9 Ø3 6D C9 Ø3 71 6A 72 BØØB 771 6A 72 BØØB 777 29 7F 79 8D DFFF 77 2Ø C4F2 77F AØ 7F 81 84 93	NODRIVERR NOW CHECK LOCATE TRYTRK CMD Read TRYTRK2	E IS NO ******* JSR BNE LDA JMP K IF IT THE COR LDA BEQ CMP BCS ROR BCS ROR BCS LDA AND STA JSR LDY STY	CHKDRV TRYTRK #IBNODRV HNDLERR TIS NOT THE IRECT SECTOR IBCMD ALLDONE #Ø3 ALLDONE A TRYTRK2 ENVIRON #TWOMEG ENVIRON PRENIB16 #7F RETRYCNT	; IS DRIVE PRESENT? ; YES, CONTINUE ; NO, GET TELL EM NO DRIVE FORMAT DISK COMMAND, FOR THIS OPERATION ; GET COMMAND CODE # ; IF NULL COMMAND, GO HOME TO BED ; COMMAND IN RANGE? ; NO, DO NOTHING! ; SET CARRY=1 FOR READ, Ø FOR WRITE ; MUST PRENIBBLIZE FOR WRITE ; SHIFT TO HIGH SPEED! ; ONLY 127 RETRIES OF ANY KIND
55 55 55 55 55 64 A9 8Ø 66 4C EAFØ 69 69 69 69 A5 87 66 FØ76 60D C9 Ø3 66F BØ72 71 6A 772 BØØB 74 AD DFFF 77 29 7F 77 80 DFFF 77 AØ 7F 84 93 83 A6 81	NODRIVERR NOW CHECK LOCATE TRYTRK CMD Read 2-Write	JSR LDA AND STA LDY	CHKDRV TRYTRK #IBNODRV HNDLERR IS NOT THE IRECT SECTOR IBCMD ALLDONE #03 ALLDONE A TRYTRK2 ENVIRON #TWOMEG ENVIRON PRENIB16 #75	; IS DRIVE PRESENT? ; YES, CONTINUE ; NO, GET TELL EM NO DRIVE FORMAT DISK COMMAND, FOR THIS OPERATION ; GET COMMAND CODE # ; IF NULL COMMAND, GO HOME TO BED ; COMMAND IN RANGE? ; NO, DO NOTHING! ; SET CARRY=1 FOR READ, Ø FOR WRITE ; MUST PRENIBBLIZE FOR WRITE ; SHIFT TO HIGH SPEED!
55 55 55 55 55 55 56 56 62 DØØ5 64 A9 8Ø 66 69 69 69 69 69 69 A5 87 66 FØ76 66 FØ76 66 GB FØ71 6A 72 BØØB 771 6A 72 BØØB 771 6A 72 BØØB 771 A0 775 A0 775 A0 776 A0 777 A0 778 A0 778 A0 778 A0 778 A0 778 A0 778 A0 788 A0 883 A6 81 885 A0 BBF1	NODRIVERR NOW CHECK LOCATE TRYTRK CMD Read TRYTRK2	E IS NO ******* JSR BNE LDA JMP K IF IT THE COR LDA BEQ CMP BCS ROR ROR BCS LDA AND JSR LDY LDX	T PRESENT. ******** CHKDRV TRYTRK #IBNODRV HNDLERR IS NOT THE IRECT SECTOR IR	; IS DRIVE PRESENT? ; YES, CONTINUE ; NO, GET TELL EM NO DRIVE FORMAT DISK COMMAND, FOR THIS OPERATION ; GET COMMAND CODE # ; IF NULL COMMAND, GO HOME TO BED ; COMMAND IN RANGE? ; NO, DO NOTHING! ; SET CARRY=1 FOR READ, Ø FOR WRITE ; MUST PRENIBBLIZE FOR WRITE ; SHIFT TO HIGH SPEED! ; ONLY 127 RETRIES OF ANY KIND ; GET SLOT NUM INTO X-REG
5F 5F 5F 5F 5F 20 2BF1 62 DØ05 64 A9 80 66 4C EAF0 69 69 69 69 69 69 69 68 A5 87 66 F076 60 C9 03 6F B072 71 6A 772 B00B 74 AD DFFF 77 29 7F 77 29 7F 77 80 DFFF 77 20 C4F2 7F A0 7F 881 84 93 881 84 93 881 20 B9F1	NODRIVERR NOW CHECK LOCATE TRYTRK CMD Read TRYTRK2	E IS NO ******* JSR BNE LDA JMP K IF IT THE COR LDA BEQ CMP BCS ROR BCS ROR BCS LDA AND JSR LDY LDX JSR LDY LDX JSR LDX JSR LDX JSR LDX JSR LDX JSR LDX JSR LDX JSR LDX JSR	T PRESENT. ******** CHKDRV TRYTRK #IBNODRV HNDLERR IS NOT THE IR RECT SECTOR IR IBCMD ALLDONE #Ø3 ALLDONE A TRYTRK2 ENVIRON #TWOMEG ENVIRON PRENIB16 #7F RETRYCNT IBSLOT RDADR16 RDAGGHT CHKINT	** ; IS DRIVE PRESENT? ; YES, CONTINUE ; NO, GET TELL EM NO DRIVE FORMAT DISK COMMAND, FOR THIS OPERATION ; GET COMMAND CODE # ; IF NULL COMMAND, GO HOME TO BED ; COMMAND IN RANGE? ; NO, DO NOTHING! ; SET CARRY=1 FOR READ, Ø FOR WRITE ; MUST PRENIBBLIZE FOR WRITE ; MUST PRENIBBLIZE FOR WRITE ; SHIFT TO HIGH SPEED! ; ONLY 127 RETRIES OF ANY KIND ; GET SLOT NUM INTO X-REG ; READ NEXT ADDRESS FIELD ; IF READ IS RIGHT, HURRAH! ; BRANCH TO CHECK FOR INTERRUPTS
5F 5F 5F 5F 5F 5F 2Ø 2BF1 62 DØØ5 64 A9 8Ø 66 4C EAFØ 69 69 69 69 69 A5 87 6B FØ76 6B FØ76 6B C9 Ø3 6F BØ72 71 6A 772 BØØB 74 AD DFFF 77 29 7F 772 BØØB 74 AD DFFF 77 29 7F 781 8Ø 493 88 982 28 88 2Ø B9F1 88 9Ø22 88 9Ø22 88 9Ø22 88 9Ø22 88 2Ø AAF1	NODRIVERR NOW CHECK LOCATE TRYTRK CMD Read TRYTRK2 TRYADR	JSR BCC JSR DEC	CHKDRV TRYTRK #IBNODRV HNDLERR LIS NOT THE IRECT SECTOR I	; IS DRIVE PRESENT? ; YES, CONTINUE ; NO, GET TELL EM NO DRIVE FORMAT DISK COMMAND, FOR THIS OPERATION ; GET COMMAND CODE # ; IF NULL COMMAND, GO HOME TO BED ; COMMAND IN RANGE? ; NO, DO NOTHING! ; SET CARRY=1 FOR READ, Ø FOR WRITE ; MUST PRENIBBLIZE FOR WRITE ; SHIFT TO HIGH SPEED! ; ONLY 127 RETRIES OF ANY KIND ; GET SLOT NUM INTO X-REG ; READ NEXT ADDRESS FIELD ; IF READ IS RIGHT, HURRAH! ; BRANCH TO CHECK FOR INTERRUPTS ; ANOTHER MISTAKE!!
5F 5F 5F 5F 5F 5F 2Ø 2BF1 62 DØØ5 64 A9 8Ø 66 4C EAFØ 69 69 69 69 A5 87 6B FØ76 6D C9 Ø3 6F BØ72 71 6A 72 BØØB 74 AD DFFF 77 29 7F 77 29 7F 77 8D DFFF 77 2Ø 7F 81 84 93 83 A6 81 84 93 85 2Ø AAF1 88 9Ø22 8A 2Ø AAF1 8B C6 93 8F 1Ø72	NODRIVERR NOW CHECK LOCATE TRYTRK CMD Read TRYTRK2 TRYADR	E IS NO ****** JSR BNE LDA JMP K IF IT THE COR LDA BEQ CMP BCS ROR BCS ROR BCS LDA AND STA JSR LDY STY LDY STY LDY STY LDY STY LDY STY BCC JSR BCC JSR BCC BPL	CHKDRV TRYTRK #IBNODRV HNDLERR IS NOT THE IRECT SECTOR I IBCMD ALLDONE #Ø3 ALLDONE # #03 ALLDONE A TRYTRK2 ENVIRON #TWOMEG ENVIRON PRENIB16 #7F RETRYCNT IBSLOT RDADR16 RDRIGHT CHKINT RETRYCNT TRYADR	; IS DRIVE PRESENT? ; YES, CONTINUE ; NO, GET TELL EM NO DRIVE FORMAT DISK COMMAND, FOR THIS OPERATION ; GET COMMAND CODE # ; IF NULL COMMAND, GO HOME TO BED ; COMMAND IN RANGE? ; NO, DO NOTHING! ; SET CARRY=1 FOR READ, Ø FOR WRITE ; MUST PRENIBBLIZE FOR WRITE ; SHIFT TO HIGH SPEED! ; ONLY 127 RETRIES OF ANY KIND ; GET SLOT NUM INTO X-REG ; READ NEXT ADDRESS FIELD ; IF READ IS RIGHT, HURRAH! ; BRANCH TO CHECK FOR INTERRUPTS ; ANOTHER MISTAKE!! ; WELL, LET IT GO THIS TIME
5F 5F 5F 5F 5F 20 2BF1 62 D005 64 A9 80 66 4C EAF0 69 69 69 69 69 69 A5 87 66 F076 60 C9 03 6F B072 71 6A 72 B00B 74 AD DFFF 77 29 7F 77 29 7F 77 20 C4F2 77 A0 7F 88 9022 8A 20 AAF1 8D C6 93 8B 10F2 8A 20 AAF1	NODRIVERR NOW CHECK LOCATE TRYTRK CMD Read TRYTRK2 TRYADR	E IS NO ******* JSR BNE LDA JMP K IF IT THE COR LDA BEQ CMP BCS ROR BCS ROR BCS LDA AND JSR LDY LDX JSR LDY LDX JSR LDY LDX JSR DEC BPL DEC	T PRESENT. ******** CHKDRV TRYTRK #IBNODRV HNDLERR IS NOT THE IR RECT SECTOR IR IBCMD ALLDONE #Ø3 ALLDONE A TRYTRK2 ENVIRON #TWOMEG ENVIRON PRENIB16 #7F RETRYCNT IBSLOT RDADR16 RDADR16 RDADR16 RDADR16 RDADR16 RDAURGHT CHKINT RETRYCNT TRYADR SEEKCNT	** ; IS DRIVE PRESENT? ; YES, CONTINUE ; NO, GET TELL EM NO DRIVE FORMAT DISK COMMAND, FOR THIS OPERATION ; GET COMMAND CODE # ; IF NULL COMMAND, GO HOME TO BED ; COMMAND IN RANGE? ; NO, DO NOTHING! ; SET CARRY=1 FOR READ, Ø FOR WRITE ; MUST PRENIBBLIZE FOR WRITE ; MUST PRENIBBLIZE FOR WRITE ; SHIFT TO HIGH SPEED! ; ONLY 127 RETRIES OF ANY KIND ; GET SLOT NUM INTO X-REG ; READ NEXT ADDRESS FIELD ; IF READ IS RIGHT, HURRAH! ; BRANCH TO CHECK FOR INTERRUPTS ; ANOTHER MISTAKE!! ; WELL, LET IT GO THIS TIME ; ONLY RECALIBRATE ONCE!
5F 5F 5F 5F 5F 5F 20 2BF1 62 D005 64 A9 80 66 4C EAF0 69 69 69 69 69 A5 87 66 F076 60 C9 03 66 B072 71 6A 72 B00B 74 AD DFFF 77 29 7F 77 29 7F 77 29 7F 77 A0 7F 81 84 93 83 A6 81 85 20 E9F1 88 9022 88 9022 88 1066 93 88 1066 93 88 1066 93 88 1066 93 88 1066 93 88 1066 93 88 1066 93	NODRIVERR NOW CHECK LOCATE TRYTRK CMD Read TRYTRK2 TRYADR	LDA BEQ COMBES LDA AND STA AND JSR LDY STY LDX JSR BCC BPL BDE BNE BNE	CHKDRV TRYTRK #IBNODRV HNDLERR IS NOT THE IRECT SECTOR I IBCMD ALLDONE #03 ALLDONE A TRYTRK2 ENVIRON #TWOMEG ENVIRON PRENIB16 #7F RETRYCNT IBSLOT RDADR16 RDRIGHT CHKINT RETRYCNT TRYADR SEEKCNT DRVERR	; IS DRIVE PRESENT? ; YES, CONTINUE ; NO, GET TELL EM NO DRIVE FORMAT DISK COMMAND, FOR THIS OPERATION ; GET COMMAND CODE # ; IF NULL COMMAND, GO HOME TO BED ; COMMAND IN RANGE? ; NO, DO NOTHING! ; SET CARRY=1 FOR READ, Ø FOR WRITE ; MUST PRENIBBLIZE FOR WRITE ; SHIFT TO HIGH SPEED! ; ONLY 127 RETRIES OF ANY KIND ; GET SLOT NUM INTO X-REG ; READ NEXT ADDRESS FIELD ; IF READ IS RIGHT, HURRAH! ; BRANCH TO CHECK FOR INTERRUPTS ; ANOTHER MISTAKE!! ; WELL, LET IT GO THIS TIME
5F 5F 5F 5F 5F 5F 20 2BF1 62 D005 64 A9 80 66 4C EAF0 69 69 69 69 69 A5 87 66 F076 60 C9 03 66 B072 71 6A 772 B00B 74 AD DFFF 772 B00B 74 AD DFFF 77 29 7F 77 29 7F 77 29 7F 77 A0 7F 81 84 93 88 922 88 9022 88 9022 88 9022 88 20 AAF1 80 C6 93	NODRIVERR NOW CHECK LOCATE TRYTRK CMD Read TRYTRK2 TRYADR	E IS NO ******* JSR BNE LDA JMP K IF IT THE COR LDA BEQ CMP BCS ROR BCS ROR BCS LDA AND JSR LDY LDX JSR LDY LDX JSR LDY LDX JSR DEC BPL DEC	T PRESENT. ******** CHKDRV TRYTRK #IBNODRV HNDLERR IS NOT THE IR RECT SECTOR IR IBCMD ALLDONE #Ø3 ALLDONE A TRYTRK2 ENVIRON #TWOMEG ENVIRON PRENIB16 #7F RETRYCNT IBSLOT RDADR16 RDADR16 RDADR16 RDADR16 RDADR16 RDAURGHT CHKINT RETRYCNT TRYADR SEEKCNT	** ; IS DRIVE PRESENT? ; YES, CONTINUE ; NO, GET TELL EM NO DRIVE FORMAT DISK COMMAND, FOR THIS OPERATION ; GET COMMAND CODE # ; IF NULL COMMAND, GO HOME TO BED ; COMMAND IN RANGE? ; NO, DO NOTHING! ; SET CARRY=1 FOR READ, Ø FOR WRITE ; MUST PRENIBBLIZE FOR WRITE ; SHIFT TO HIGH SPEED! ; ONLY 127 RETRIES OF ANY KIND ; GET SLOT NUM INTO X-REG ; READ NEXT ADDRESS FIELD ; IF READ IS RIGHT, HURRAH! ; BRANCH TO CHECK FOR INTERRUPTS ; ANOTHER MISTAKE!! ; WELL, LET IT GO THIS TIME ; ONLY RECALIBRATE ONCE! ; TRIED TO RECALIBRATE A SECOND TIME, ERROR!
5F 5F 5F 5F 5F 5F 5F 20/ 2BF1 62 DØ05 64 A9 80/ 66 4C EAF0/ 69 69 69 69 69 A5 87 66 F076 60 C9 Ø3 66 BØ72 71 6A 772 BØ0B 74 AD DFFF 772 BØ0B 74 AD DFFF 771 29 7F 772 BØ0B 774 AD DFFF 771 29 7F 772 BØ0B 774 AD DFFF 775 AØ 7F 881 84 93 885 20 C4F2 7F AØ 7F 881 84 93 885 20 B9F1 885 20 B9F1 886 902 887 10F2 991 C6 94 931 DØ53 951 A5 8F	NODRIVERR NOW CHECK LOCATE TRYTRK CMD Read TRYTRK2 TRYADR	LDA STA JSR BCS LDA AND STA JSR BCS LDX JSR BCS LDX JSR BCC BPL LDX JSR BCC BPL LDA BCC BPL LDA BCC BPL LDA BCC BPL LDA LDA LDA LDA LDA LDA LDA LDA LDA LD	CHKDRV TRYTRK #IBNODRV HNDLERR IS NOT THE IRECT SECTOR IBCMD ALLDONE #03 ALLDONE A TRYTRK2 ENVIRON #TWOMEG ENVIRON PRENIB16 #7F RETRYCNT IBSLOT RDADR16 RDRIGHT CHKINT RETRYCNT TRYADR SEEKCNT DRVERR Ø8F	; IS DRIVE PRESENT? ; YES, CONTINUE ; NO, GET TELL EM NO DRIVE FORMAT DISK COMMAND, FOR THIS OPERATION ; GET COMMAND CODE # ; IF NULL COMMAND, GO HOME TO BED ; COMMAND IN RANGE? ; NO, DO NOTHING! ; SET CARRY=1 FOR READ, Ø FOR WRITE ; MUST PRENIBBLIZE FOR WRITE ; SHIFT TO HIGH SPEED! ; ONLY 127 RETRIES OF ANY KIND ; GET SLOT NUM INTO X-REG ; READ NEXT ADDRESS FIELD ; IF READ IS RIGHT, HURRAH! ; BRANCH TO CHECK FOR INTERRUPTS ; ANOTHER MISTAKE!! ; WELL, LET IT GO THIS TIME ; ONLY RECALIBRATE ONCE! ; TRIED TO RECALIBRATE A SECOND TIME, ERROR! ; ANOTHER MISTAKE!! ; WELL, LET IT GO THIS TIME
55 55 55 55 55 55 55 55 55 55	NODRIVERR NOW CHECK LOCATE TRYTRK CMD Read TRYTRK2 TRYADR	E IS NO ****** JSR BNE LDA JMP K IF IT THE COR LDA BEQ CMP BCS ROR BCS ROR BCS ROR BCS ROR BCS LDA AND JSR LDA JSR LDA AND STA LDY STY LDX JSR BCC JSR BCC JSR BCC JSR BCC JSR BCC JSR BCL BCL BCL BCL BCL BCL BCL BCL BCL BCL	CHKDRV TRYTRK #IBNODRV HNDLERR IS NOT THE IRECT SECTOR IRECT SECTOR IRECT SECTOR IRECT SECTOR IRECT SECTOR IRECT SECTOR IRECT SECTOR IRECT SECTOR IRECT SECTOR IRECT SECTOR IRECT SECTOR IRECT SECTOR IRECT SECTOR IRECT SEC	; IS DRIVE PRESENT? ; YES, CONTINUE ; NO, GET TELL EM NO DRIVE FORMAT DISK COMMAND, FOR THIS OPERATION ; GET COMMAND CODE # ; IF NULL COMMAND, GO HOME TO BED ; COMMAND IN RANGE? ; NO, DO NOTHING! ; SET CARRY=1 FOR READ, Ø FOR WRITE ; MUST PRENIBBLIZE FOR WRITE ; SHIFT TO HIGH SPEED! ; ONLY 127 RETRIES OF ANY KIND ; GET SLOT NUM INTO X-REG ; READ NEXT ADDRESS FIELD ; IF READ IS RIGHT, HURRAH! ; BRANCH TO CHECK FOR INTERRUPTS ; ANOTHER MISTAKE!! ; WELL, LET IT GO THIS TIME ; ONLY RECALIBRATE ONCE! ; TRIED TO RECALIBRATE A SECOND TIME, ERROR! ; ANOTHER MISTAKE!! ; WELL, LET IT GO THIS TIME ; SAVE TRACK WE REALLY WANT
5F 5F 5F 5F 5F 5F 62 DØØ5 64 A9 8Ø 66 4C EAFØ 69 69 69 69 69 A5 87 66 FØ76 60 C9 Ø3 6F BØ72 71 6A 72 BØØB 74 AD DFFF 77 29 7F 77 29 7F 77 80 DFFF 77 20 C4F2 77 AØ 7F 881 84 93 83 A6 81 85 2Ø B9F1 885 2Ø B9F1 885 2Ø AAF1 880 C6 93 881 84 93 881 84 93 881 84 93 881 85 10F2 881 30EA 97 30EA	NODRIVERR NOW CHECK LOCATE TRYTRK CMD Read TRYTRK2 TRYADR	E IS NO ******* JSR BNE LDA JMP K IF IT THE COR BEQ CMP BCS ROR BCS LDA AND JSR LDY LDX JSR LDY LDX JSR LDY LDX JSR LDY LDX LDX LDX LDX LDX LDX LDX LDX LDX LDX	T PRESENT. ******** CHKDRV TRYTRK #IBNODRV HNDLERR IS NOT THE IR RECT SECTOR IR IBCMD ALLDONE #Ø3 ALLDONE A TRYTRK2 ENVIRON #TWOMEG ENVIRON PRENIB16 #7F RETRYCNT IBSLOT RDADR16 ROADR16 RO	; IS DRIVE PRESENT? ; YES, CONTINUE ; NO, GET TELL EM NO DRIVE FORMAT DISK COMMAND, FOR THIS OPERATION ; GET COMMAND CODE # ; IF NULL COMMAND, GO HOME TO BED ; COMMAND IN RANGE? ; NO, DO NOTHING! ; SET CARRY=1 FOR READ, Ø FOR WRITE ; MUST PRENIBBLIZE FOR WRITE ; MUST PRENIBBLIZE FOR WRITE ; SHIFT TO HIGH SPEED! ; ONLY 127 RETRIES OF ANY KIND ; GET SLOT NUM INTO X-REG ; READ NEXT ADDRESS FIELD ; IF READ IS RIGHT, HURRAH! ; BRANCH TO CHECK FOR INTERRUPTS ; ANOTHER MISTAKE!! ; WELL, LET IT GO THIS TIME ; ONLY RECALIBRATE ONCE! ; TRIED TO RECALIBRATE A SECOND TIME, ERROR! ; ANOTHER MISTAKE!! ; WELL, LET IT GO THIS TIME ; SAVE TRACK WE REALLY WANT ; RECALIBRATE ALL OVER AGAIN! ERROR!
55 55 55 55 55 55 62 55 62 62 62 62 64 A9 80 66 69 69 69 69 69 A5 87 66 69 69 A5 87 66 B00 C90 72 B00 B00 B74 AD DFFF 772 B00 B774 AD DFFF 772 B00 B774 AD DFFF 771 A0 7F 88 84 93 B0 DFFF 779 84 93 B1 A6 81 B5 20 B9F1 B8 B8 20 C4F2 7F A0 7F B8 B8 B00 B74 B00 B75 B75 B76 B77 B78 B79 B79 B79 B79 B79 B79 B79 B79	NODRIVERR NOW CHECK LOCATE TRYTRK CMD Read TRYTRK2 TRYADR	LDA AND STA LDY STA LDY STA LDY STA LDX JSR BCS LDA AND STA LDY STA LDY STA LDY STA LDY STA LDY STA LDY STA LDY STA LDY STA LDY STA LDY STA LDY STA LDY STA LDY STA LDY STA LDX JSR BCC BPL LDA LDA LDA LDA LDA LDA LDA LDA LDA LD	CHKDRV TRYTRK #IBNODRV HNDLERR IS NOT THE IRECT SECTOR I IBCMD ALLDONE #03 ALLDONE A TRYTRK2 ENVIRON #TWOMEG ENVIRON PRENIB16 #7F RETRYCNT IBSLOT RDADR16 RDADR16 RDADR16 RDRIGHT CHKINT RETRYCNT TRYADR SEEKCNT DRVERR Ø8F TRYADR CURTRK #6Ø SETTRK	; IS DRIVE PRESENT? ; YES, CONTINUE ; NO, GET TELL EM NO DRIVE FORMAT DISK COMMAND, FOR THIS OPERATION ; GET COMMAND CODE # ; IF NULL COMMAND, GO HOME TO BED ; COMMAND IN RANGE? ; NO, DO NOTHING! ; SET CARRY=1 FOR READ, Ø FOR WRITE ; MUST PRENIBBLIZE FOR WRITE ; SHIFT TO HIGH SPEED! ; ONLY 127 RETRIES OF ANY KIND ; GET SLOT NUM INTO X-REG ; READ NEXT ADDRESS FIELD ; IF READ IS RIGHT, HURRAH! ; BRANCH TO CHECK FOR INTERRUPTS ; ANOTHER MISTAKE!! ; WELL, LET IT GO THIS TIME ; ONLY RECALIBRATE ONCE! ; TRIED TO RECALIBRATE A SECOND TIME, ERROR! ; ANOTHER MISTAKE!! ; WELL, LET IT GO THIS TIME ; SAVE TRACK WE REALLY WANT
55F 55F 55F 55F 20 2BF1 65F 20 2BF1 662 DØØ5 664 A9 80 669 669 669 669 669 669 669 A5 87 66B FØ76 66B FØ76 66B FØ776 71 6A 72 BØØB 771 6A 771 8D DFFF 771 29 7F 771 29 7F 771 AØ 7F 81 84 93 88 A6 81 885 20 C4F2 7F AØ 7F 881 84 93 887 10F5 888 9022 888 20 AAF1 888 9022 888 1 20 AAF1 888 30 A6 81 885 20 B9F1 888 30 A6 81 885 20 B9F1 888 30 A6 81 885 20 AAF1 889 30 AAF1 889 30 AAF1 889 48 90 AAF1 899 A5 8C 998 48 80 998 48 80 998 48 80 998 48 80	NODRIVERR NOW CHECK LOCATE TRYTRK CMD Read TRYTRK2 TRYADR	JSR BCC LDA AND STA AND JSR BCC JSR BCC JSR BCC LDA AND JSR LDA AND JSR LDA LDA LDA LDA LDA LDA LDA LDA LDA LDA	CHKDRV TRYTRK #IBNODRV HNDLERR IS NOT THE IRECT SECTOR IRECT SECTOR IRECT SECTOR IRECT SECTOR IRECT SECTOR IRECT SECTOR IRECT SECTOR IRECT SECTOR IRECT SECTOR IRECT SECTOR IRECT SECTOR IRECT SECTOR IRECT SECTOR IRECT SEC	; IS DRIVE PRESENT? ; YES, CONTINUE ; NO, GET TELL EM NO DRIVE FORMAT DISK COMMAND, FOR THIS OPERATION ; GET COMMAND CODE # ; IF NULL COMMAND, GO HOME TO BED ; COMMAND IN RANGE? ; NO, DO NOTHING! ; SET CARRY=1 FOR READ, Ø FOR WRITE ; MUST PRENIBBLIZE FOR WRITE ; SHIFT TO HIGH SPEED! ; ONLY 127 RETRIES OF ANY KIND ; GET SLOT NUM INTO X-REG ; READ NEXT ADDRESS FIELD ; IF READ IS RIGHT, HURRAH! ; BRANCH TO CHECK FOR INTERRUPTS ; ANOTHER MISTAKE!! ; WELL, LET IT GO THIS TIME ; ONLY RECALIBRATE ONCE! ; TRIED TO RECALIBRATE A SECOND TIME, ERROR! ; ANOTHER MISTAKE!! ; WELL, LET IT GO THIS TIME ; SAVE TRACK WE REALLY WANT ; RECALIBRATE ALL OVER AGAIN! ERROR! ; PRETEND TO BE ON TRACK 8Ø
55F 55F 55F 55F 20 2BF1 62 D005 64 A9 80 66 4C EAF0 669 669 669 669 A5 87 66B F076 66B F076 66B F076 72 B00B 74 AD DFFF 77 29 7F 72 B00B 74 AD DFFF 77 20 C4F2 77 A0 7F 881 84 93 83 A6 81 85 20 E4F2 88 20 E4F2	NODRIVERR NOW CHECK LOCATE TRYTRK CMD TRYTRK2 TRYTRK2 TRYADR TRYADR2	E IS NO ******* JSR BNE LDA JMP K IF IT THE COR LDA BEQ CMP BCS ROR BCS LDA AND JSR LDY LDX JSR LDY LDX JSR LDY LDX JSR LDY LDX JSR LDY LDA LDA LDA JSR LDA LDA LDA JSR LDA LDA JSR LDA JSR	CHKDRV TRYTRK #IBNODRV HNDLERR IS NOT THE IRECT SECTOR I IBCMD ALLDONE #03 ALLDONE A TRYTRK2 ENVIRON #TWOMEG ENVIRON PRENIB16 #7F RETRYCNT IBSLOT RDADR16 RDADR16 RDADR16 RDRIGHT CHKINT RETRYCNT TRYADR SEEKCNT DRVERR Ø8F TRYADR CURTRK #6Ø SETTRK	; IS DRIVE PRESENT? ; YES, CONTINUE ; NO, GET TELL EM NO DRIVE FORMAT DISK COMMAND, FOR THIS OPERATION ; GET COMMAND CODE # ; IF NULL COMMAND, GO HOME TO BED ; COMMAND IN RANGE? ; NO, DO NOTHING! ; SET CARRY=1 FOR READ, Ø FOR WRITE ; MUST PRENIBBLIZE FOR WRITE ; SHIFT TO HIGH SPEED! ; ONLY 127 RETRIES OF ANY KIND ; GET SLOT NUM INTO X-REG ; READ NEXT ADDRESS FIELD ; IF READ IS RIGHT, HURRAH! ; BRANCH TO CHECK FOR INTERRUPTS ; ANOTHER MISTAKE!! ; WELL, LET IT GO THIS TIME ; ONLY RECALIBRATE ONCE! ; TRIED TO RECALIBRATE A SECOND TIME, ERROR! ; ANOTHER MISTAKE!! ; WELL, LET IT GO THIS TIME ; SAVE TRACK WE REALLY WANT ; RECALIBRATE ALL OVER AGAIN! ERROR!
5F 5F 5F 5F 5F 67 68 69 69 69 69 69 69 69 69 85 69 69 86 80 80 80 80 80 80 80 80 80 80	NODRIVERR NOW CHECK LOCATE TRYTRK CMD Read TRYTRK2 TRYADR	JSR BCC LDA AND STA AND JSR BCC JSR BCC JSR BCC LDA AND JSR LDA AND JSR LDA LDA LDA LDA LDA LDA LDA LDA LDA LDA	CHKDRV TRYTRK #IBNODRV HNDLERR IS NOT THE IRECT SECTOR IRECT SECTOR IRECT SECTOR IRECT SECTOR IRECT SECTOR IRECT SECTOR IRECT SECTOR IRECT SECTOR IRECT SECTOR IRECT SECTOR IRECT SECTOR IRECT SECTOR IRECT SECTOR IRECT SEC	; IS DRIVE PRESENT? ; YES, CONTINUE ; NO, GET TELL EM NO DRIVE FORMAT DISK COMMAND, FOR THIS OPERATION ; GET COMMAND CODE # ; IF NULL COMMAND, GO HOME TO BED ; COMMAND IN RANGE? ; NO, DO NOTHING! ; SET CARRY=1 FOR READ, Ø FOR WRITE ; MUST PRENIBBLIZE FOR WRITE ; SHIFT TO HIGH SPEED! ; ONLY 127 RETRIES OF ANY KIND ; GET SLOT NUM INTO X-REG ; READ NEXT ADDRESS FIELD ; IF READ IS RIGHT, HURRAH! ; BRANCH TO CHECK FOR INTERRUPTS ; ANOTHER MISTAKE!! ; WELL, LET IT GO THIS TIME ; ONLY RECALIBRATE ONCE! ; TRIED TO RECALIBRATE A SECOND TIME, ERROR! ; ANOTHER MISTAKE!! ; WELL, LET IT GO THIS TIME ; SAVE TRACK WE REALLY WANT ; RECALIBRATE ALL OVER AGAIN! ERROR! ; PRETEND TO BE ON TRACK 8Ø
55F 55F 55F 55F 55F 562 DØØ5 664 A9 8Ø 666 4C EAFØ 669 669 669 669 669 A5 87 66B FØ76 66B FØ76 66B FØ776 10 BØØB 771 6A 772 BØØB 771 6A 771 29 7F 771 29 7F 771 29 7F 771 29 7F 771 AØ 7F 811 84 93 883 A6 81 885 2Ø CAFF2 775 AØ 7F 811 84 93 885 12Ø EAFF2 781 BV FFF 791 AØ 7F 811 AØ 7F 811 AØ 38 885 2Ø B9F1 881 2Ø AAF1 881 2Ø B9F1 881 2Ø B9F1 881 2Ø B9F1 881 AØ 98 887 2Ø B9F1 881 AØ 98 887 2Ø AFF1 881 AF 88 887 2Ø 25 887 AF 86 887 2Ø 25 887 AF 86 887 2Ø 25 887 AF 86 887 2Ø 20 887 AF 86 887 2Ø 20 887 AF 86 887 2Ø 20 887 AF 86 887 2Ø 20 887 AF 86 887 2Ø 20 887 AF 86 887 2Ø 2Ø 25 887 AF 86 887 2Ø 2Ø 20 887 AF 86 887 2Ø 2Ø 2Ø 2Ø 887 AF 86 887 2Ø 2Ø 2Ø 2Ø 887 AF 86 887 2Ø 2Ø 2Ø 2Ø 887 AF 86 887 2Ø 2Ø 2Ø 2Ø 887 AF 86 887 2Ø 2Ø 2Ø 2Ø 887 AF 86 887 2Ø 2Ø 2Ø 2Ø 887 AF 86 887 2Ø 2Ø 2Ø 2Ø 887 AF 86 887 2Ø 2Ø 2Ø 2Ø 887 AF 86 887 2Ø 2Ø 2Ø 887 AF 86 887 2Ø 2Ø 2Ø 887 AF 86 887 2Ø 2Ø 2Ø 887 AF 86 887 2Ø 2Ø 2Ø 887 AF 86 887 2Ø 2Ø 2Ø 887 AF 86 887 2Ø 2Ø 2Ø 887 AF 86 887 2Ø 2Ø 2Ø 887 AF 86 887 2Ø 2Ø 2Ø 887 AF 86 887 2Ø 2Ø 2Ø 887 AF 86 887 2Ø 2Ø 2Ø 887 AF 86 887 2Ø 2Ø 2Ø 887 AF 86 887 2Ø 2Ø 2Ø 887 AF 86 88 2Ø 2Ø 2Ø 89 20 20 20 20 20	NODRIVERR NOW CHECK LOCATE TRYTRK CMD T-> Read TRYTRK2 TRYADR TRYADR TRYADR	E IS NO ****** JSR BNE LDA JMP LDA JMP LDA BEQ CMP BCS ROR ROR BCS LDA AND JSR LDY LDY LDX JSR LDY LDY LDX JSR BCC BPL LDA LDA LDA LDA LDA LDA LDA LDA LDA LD	CHKDRV TRYTRK #IBNODRV HNDLERR IS NOT THE IRECT SECTOR I IBCMD ALLDONE A TRYTRK2 ENVIRON #TWOMEG ENVIRON PRENIB16 #7F RETRYCNT IBSLOT RDADR16 RDADR16 RDADR16 RDADR16 RDADR16 RDADR16 RDADR16 RDADR16 RDADR16 RDADR16 RDADR16 RDADR16 RDADR16 RDADR16 RDADR16 RDADR17 RDADR16 RDADR16 RDADR16 RDADR16 RDADR17 RDADR16 RDADR16 RDADR17 RDADR16 RDADR17 RETRYCNT TRYADR CHKINT RETRYCNT TRYADR CHKINT RETRYCNT TRYADR CHRIT RETRYCNT RETRYC	; IS DRIVE PRESENT? ; YES, CONTINUE ; NO, GET TELL EM NO DRIVE FORMAT DISK COMMAND, FOR THIS OPERATION ; GET COMMAND CODE # ; IF NULL COMMAND, GO HOME TO BED ; COMMAND IN RANGE? ; NO, DO NOTHING! ; SET CARRY=1 FOR READ, Ø FOR WRITE ; MUST PRENIBBLIZE FOR WRITE ; SHIFT TO HIGH SPEED! ; ONLY 127 RETRIES OF ANY KIND ; GET SLOT NUM INTO X-REG ; READ NEXT ADDRESS FIELD ; IF READ IS RIGHT, HURRAH! ; BRANCH TO CHECK FOR INTERRUPTS ; ANOTHER MISTAKE!! ; WELL, LET IT GO THIS TIME ; ONLY RECALIBRATE ONCE! ; TRIED TO RECALIBRATE A SECOND TIME, ERROR! ; ANOTHER MISTAKE!! ; WELL, LET IT GO THIS TIME ; SAVE TRACK WE REALLY WANT ; RECALIBRATE ALL OVER AGAIN! ERROR! ; PRETEND TO BE ON TRACK 8Ø ; MOVE TO TRACK ØØ
55 55 55 55 55 55 55 62 DØØ5 64 A9 8Ø 66 4C EAFØ 69 669 669 669 669 669 A5 87 66 FØ76 66D C9 Ø3 66F BØ72 71 6A 772 BØØB 74 AD DFFF 772 AØ 7F 80 DFFF 772 AØ 7F 81 84 93 83 A6 81 85 2Ø C4F2 75 AØ 7F 885 2Ø C4F2 75 AØ 7F 885 2Ø C4F2 75 AØ 7F 80 DFFF 779 8D DFFF 779 8D DFFF 779 8D DFFF 779 8D DFFF 779 8D DFFF 779 8D DFFF 779 8A 975 8B 1 84 93 881 982 881 982 881 84 98 885 10F2 881 84 93 881 84 84 885 10F2 887 1 30EA 991 C6 94 933 DØ53 957 30EA 991 A5 8C 998 48 999 A5 8C 998 48 999 A5 8C	NODRIVERR NOW CHECK LOCATE TRYTRK CMD T-> Read TRYTRK2 TRYADR TRYADR TRYADR GOCAL1 GOCAL ;	E IS NO ****** JSR BNE LDA JMP LDA GENE LDA BEQ CMP BCS ROR ROR LDA AND JSR LDY LDY LDX JSR LDY LDY LDX JSR LDY LDX JSR LDA AND LDA LDA LDA LDA LDA LDA LDA LDA LDA LD	CHKDRV TRYTRK #IBNODRV HNDLERR IS NOT THE IRECT SECTOR I IBCMD ALLDONE A TRYTRK2 ENVIRON #TWOMEG ENVIRON #TWOMEG ENVIRON TRYTRK1 BSLOT RDADR16 RDADR16 RDADR16 RDADR16 RDADR16 RDADR16 RDADR16 RDADR16 RDADR16 RDADR16 RDADR16 RDADR16 RDADR17 RDADR16 RDADR17 RDADR16 RDADR16 RDADR17 RDADR16 RDADR16 RDADR17 RDADR16 RDADR17 RETRYCNT TRYADR CHKINT RETRYCNT TRYADR CHKINT RETRYCNT TRYADR Ø8F TRYADR CURTRK #6Ø SETTRK #0Ø MY SEEK MY SEEK TRYADR	; IS DRIVE PRESENT? ; YES, CONTINUE ; NO, GET TELL EM NO DRIVE FORMAT DISK COMMAND, FOR THIS OPERATION ; GET COMMAND CODE # ; IF NULL COMMAND, GO HOME TO BED ; COMMAND IN RANGE? ; NO, DO NOTHING! ; SET CARRY=1 FOR READ, Ø FOR WRITE ; MUST PRENIBBLIZE FOR WRITE ; SHIFT TO HIGH SPEED! ; ONLY 127 RETRIES OF ANY KIND ; GET SLOT NUM INTO X-REG ; READ NEXT ADDRESS FIELD ; IF READ IS RIGHT, HURRAH! ; BRANCH TO CHECK FOR INTERRUPTS ; ANOTHER MISTAKE!! ; WELL, LET IT GO THIS TIME ; ONLY RECALIBRATE ONCE! ; TRIED TO RECALIBRATE A SECOND TIME, ERROR! ; ANOTHER MISTAKE!! ; WELL, LET IT GO THIS TIME ; SAVE TRACK WE REALLY WANT ; RECALIBRATE ALL OVER AGAIN! ERROR! ; PRETEND TO BE ON TRACK 8Ø ; MOVE TO TRACK ØØ ; GO TO CORRECT TRACK THIS TIME! ; LOOP BACK, TRY AGAIN ON THIS TRACK
55 55 55 55 55 55 55 55 55 55	NODRIVERR NOW CHECK LOCATE TRYTRK CMD Read TRYTRK2 TRYADR TRYADR TRYADR GOCAL1 GOCAL HAVE NOW	JSR BCC LDA BND LDA AND STA LDY STY LDX JSR BCC BPL LDA BCC BPL LDA BCC BPL LDA BCC BPL LDA BCC BPL LDA BMI LDA BMI LDA BMI LDA BMI LDA BMI LDA BMI LDA PHA LDA BMI LDA PHA LDA READ A READ A	CHKDRV TRYTRK #IBNODRV HNDLERR IS NOT THE IRECT SECTOR IR	; IS DRIVE PRESENT? ; YES, CONTINUE ; NO, GET TELL EM NO DRIVE FORMAT DISK COMMAND, FOR THIS OPERATION ; GET COMMAND CODE # ; IF NULL COMMAND, GO HOME TO BED ; COMMAND IN RANGE? ; NO, DO NOTHING! ; SET CARRY=1 FOR READ, Ø FOR WRITE ; MUST PRENIBBLIZE FOR WRITE ; SHIFT TO HIGH SPEED! ; ONLY 127 RETRIES OF ANY KIND ; GET SLOT NUM INTO X-REG ; READ NEXT ADDRESS FIELD ; IF READ IS RIGHT, HURRAH! ; BRANCH TO CHECK FOR INTERRUPTS ; ANOTHER MISTAKE!! ; WELL, LET IT GO THIS TIME ; ONLY RECALIBRATE ONCE! ; TRIED TO RECALIBRATE A SECOND TIME, ERROR! ; ANOTHER MISTAKE!! ; WELL, LET IT GO THIS TIME ; SAVE TRACK WE REALLY WANT ; RECALIBRATE ALL OVER AGAIN! ERROR! ; PRETEND TO BE ON TRACK 8Ø ; MOVE TO TRACK ØØ ; GO TO CORRECT TRACK THIS TIME! ; LOOP BACK, TRY AGAIN ON THIS TRACK ELD CORRECTLY.
55F 55F 55F 55F 55F 567 567 568 669 669 669 669 669 669 669 6	NODRIVERR NOW CHECK LOCATE TRYTRK CMD Read TRYTRK2 TRYADR TRYADR TRYADR GOCAL1 GOCAL HAVE NOW	JSR BCC LDA BND LDA AND STA LDY STY LDX JSR BCC BPL LDA BCC BPL LDA BCC BPL LDA BCC BPL LDA BCC BPL LDA BMI LDA BMI LDA BMI LDA BMI LDA BMI LDA BMI LDA PHA LDA BMI LDA PHA LDA READ A READ A	CHKDRV TRYTRK #IBNODRV HNDLERR IS NOT THE IRECT SECTOR IR	; IS DRIVE PRESENT? ; YES, CONTINUE ; NO, GET TELL EM NO DRIVE FORMAT DISK COMMAND, FOR THIS OPERATION ; GET COMMAND CODE # ; IF NULL COMMAND, GO HOME TO BED ; COMMAND IN RANGE? ; NO, DO NOTHING! ; SET CARRY=1 FOR READ, Ø FOR WRITE ; MUST PRENIBBLIZE FOR WRITE ; SHIFT TO HIGH SPEED! ; ONLY 127 RETRIES OF ANY KIND ; GET SLOT NUM INTO X-REG ; READ NEXT ADDRESS FIELD ; IF READ IS RIGHT, HURRAH! ; BRANCH TO CHECK FOR INTERRUPTS ; ANOTHER MISTAKE!! ; WELL, LET IT GO THIS TIME ; ONLY RECALIBRATE ONCE! ; TRIED TO RECALIBRATE A SECOND TIME, ERROR! ; ANOTHER MISTAKE!! ; WELL, LET IT GO THIS TIME ; SAVE TRACK WE REALLY WANT ; RECALIBRATE ALL OVER AGAIN! ERROR! ; PRETEND TO BE ON TRACK 8Ø ; MOVE TO TRACK ØØ ; GO TO CORRECT TRACK THIS TIME! ; LOOP BACK, TRY AGAIN ON THIS TRACK

		П	J:Apple ///:R	OM - Disk I/O	Page
C4 8C FØØE		CPY BEQ	CURTRK RTTRK	; IF SO, GOOD	
	; RECALIBR	ATING E	ROM THIS TRAC	К	
A5 8C	;	LDA	CURTRK	; PRESERVE DESTINATION TRACK	
48		PHA	CONTINU	, Habbar Bellimiton Habr	
98 ØA		TYA ASL	A		
2Ø 25F1		JSR	SETTRK		
68		PLA	MACEER		
2Ø Ø4F1 9ØCA		JSR BCC	MYSEEK TRYADR2		
A5 9A	RTTRK	LDA	VOLUME	; GET ACTUAL VOLUME HERE	
85 89 A5 98	CORRECTVOI	STA . LDA	IBSMOD SECT	; TELL OPSYS WHAT VOLUME WAS THERE ; CHECK IF THIS IS THE RIGHT SECTOR	
C5 84	00111221102	CMP	IBSECT	·	
DØCØ A5 87		BNE LDA	TRYADR2 IBCMD	; NO, TRY ANOTHER SECTOR ; READ OR WRITE?	
4A		LSR	A	; THE CARRY WILL TELL	
9Ø2A 2Ø 48F1		BCC JSR	WRIT READ16	; CARRY WAS SET FOR READ OPERATION, ; CLEARED FOR WRITE	
BØB6		BCS	TRYADR2	; CARRY SET UPON RETURN IF BAD READ	
AD DFFF		LDA	ENVIRON		
29 7F 8D DFFF		AND STA	#TWOMEG ENVIRON	; SET TWO MEGAHERTZ	
2Ø ØFF3		JSR	POSTNIB16	; DO PARTIAL POSTNIBBLE CONVERSION	
A6 81 BØA7		LDX BCS	IBSLOT TRYADR2	; RESTORE SLOTNUM INTO X ; CHECKSUM ERROR	
18	ALLDONE	CLC			
A9 ØØ 9ØØ3		LDA BCC	#ØØ ALDONE1	; NO ERROR ; SKIP OVER NEXT BYTE WITH BIT OPCODE	
A9 82	DRVERR	LDA	#IBDERR	; BAD DRIVE	
38 85 88	HNDLERR ALDONE1	SEC STA	IBSTAT	; INDICATE AN ERROR ; GIVE HIM ERROR	
BD 88CØ	MUDONEI	LDA	MOTOROFF, X	; TURN IT OFF	
2Ø AAF1 A5 9F		JSR LDA	CHKINT ENVTEMP	; BRANCH TO CHECK FOR INTERRUPTS ; RESTORE ORIGINAL ENVIRONMENT	
8D DFFF		STA	ENVIEMP	, ABSTORE ORIGINAL ENVIRONMENT	
6Ø		RTS			
2Ø 16F2	WRIT	JSR	WRITE16	; WRITE NYBBLES NOW	
9ØE5		BCC	ALLDONE	; IF NO ERRORS	
A9 81 5ØE8		LDA BVC	#IBWPER HNDLERR	; DISK IS WRITE PROTECTED!! ; TAKEN IF TRUELY WRITE PROTECT ERROR	
DØ86		BNE	TRYADR2	; OTHERWISE ASSUME AN INTERRUPT MESSED TH	NGS UP
			EEK' ROUTINE		
			N' IN SLOT #X/ NEGATIVE, ON D		
			POSITIVE, ON D		
ØA	; Myseek	ASL	A	; ASSUME TWO PHASE STEPPER.	
85 99	SEEK1	STA	TRKN1	; SAVE DESTINATION TRACK(*2)	
2Ø 18F1 2Ø 3EF1		JSR JSR	ALLOFF DRVINDX	; TURN ALL PHASES OFF TO BE SURE. ; GET INDEX TO PREVIOUS TRACK FOR CURRENT	DRIVE
B5 85		LDA	DRVOTRK, X	· ·	-
85 8C A5 99		STA LDA	CURTRK TRKN1	; THIS IS WHERE I AM ; AND WHERE I'M GOING TO	
95 85		STA	DRVOTRK, X		
2Ø ØØF4 AØ Ø3	GOSEEK ALLOFF	JSR LDY	SEEK #Ø3	; GO THERE! ; TURN OFF ALL PHASES BEFORE RETURNING	
98	NXOFF	TYA		; (SEND PHASE IN ACC.)	
2Ø 4AF4 88		JSR DEY	CLRPHASE	; CARRY IS CLEAR, PHASES SHOULD BE TURNED	OFF
1ØF9		BPL	NXOFF		
		LSR CLC	CURTRK	; DIVIDE BACK NOW	
46 8C		RTS			
46 8C 18 6Ø		ROHTE	ट इस्पट प्रमुख टा	T DEPENDENT TRACK	
46 8C 18 6Ø	; , mure em		ר אדי ביייר דר ארי	T PRESIDENT TIMON	
46 8C 18 6Ø	; THIS SUE; LOCATION				
46 8C 18 6Ø	; LOCATION	1	שחוודווחט	י בפת זאוספע שם הפונום אווואספה	
46 8C 18 6Ø 2Ø 3EF1 95 85			DRVINDX DRVOTRK,X	; GET INDEX TO DRIVE NUMBER	
46 8C 18 6Ø 2Ø 3EF1 95 85	; LOCATION	JSR		; GET INDEX TO DRIVE NUMBER	
46 8C 18 6Ø 2Ø 3EF1 95 85	; LOCATION ; SETTRK	JSR STA RTS			
46 8C 18 6Ø 2Ø 3EF1 95 85	; LOCATION SETTRK	JSR STA RTS	DRVOTRK, X		
46 8C 18 6Ø 2Ø 3EF1 95 85	; LOCATION ; SETTRK ; ;********; ; SUBR TO	JSR STA RTS *****	DRVOTRK,X ************* F MOTOR IS STO)PPED	
46 8C 18 6Ø 2Ø 3EF1 95 85	; LOCATION ; SETTRK ; *******; ; SUBR TO ; IF MOTON	JSR STA RTS ****** TELL I	DRVOTRK,X *********** F MOTOR IS STO	DPPED LER'S	
46 8C 18 6Ø 2Ø 3EF1 95 85 6Ø	; LOCATION ; SETTRK ; *******; ; SUBR TO ; IF MOTON ; SHIFT RN	JSR STA RTS ***** TELL I R IS ST EG WILL	DRVOTRK,X *********** F MOTOR IS STO DPPED, CONTROL NOT BE CHANGI	OPPED LER'S NG.	
46 8C 18 6Ø 2Ø 3EF1 95 85 6Ø	; LOCATION ; SETTRK ; *******; ; SUBR TO ; IF MOTON ; SHIFT RN	JSR STA RTS ***** TELL I R IS ST EG WILL	DRVOTRK,X *********** F MOTOR IS STO DPPED, CONTROL NOT BE CHANGI	DPPED LER'S	
46 8C 18 6Ø 2Ø 3EF1 95 85 6Ø	; LOCATION ; SETTRK ; ********; SUBR TO ; IF MOTON ; SHIFT RN ; RETURN Y	JSR STA RTS ****** TELL I R IS ST EG WILL Y=Ø AND	DRVOTRK,X *********** F MOTOR IS STO DPPED, CONTROL NOT BE CHANGI	DPPED LER'S NG. P IF IT IS STOPPED.	
46 8C 18 6Ø 2Ø 3EF1 95 85	; LOCATION ; SETTRK ; ********; SUBR TO ; IF MOTON ; SHIFT RN ; RETURN Y	JSR STA RTS ****** TELL I R IS ST EG WILL Y=Ø AND	DRVOTRK, X ******** F MOTOR IS STO DPPED, CONTROL NOT BE CHANGI ZERO FLAG SET	DPPED LER'S NG. P IF IT IS STOPPED.	

31/89 9:56		HD:Apple ///:I	ROM - Disk I/O	Page
Ø 2Ø 3DF1 3 48 4 68		JSR CKDRTS PHA	; DELAY	
5 DD 8CCØ		PLA CMP Q6L,X	; HAS SHIFT REG CHANGED?	
8 DØØ3		BNE CKDRTS	; YES, MOTOR IS MOVING	
A 88 B DØFØ		DEY BNE CHKDRV1	; NO, DEC RETRY COUNTER ; AND TRY 256 TIMES	
D 6Ø		RTS	; THEN RETURN	
E E 48	; DRVINDX	PHA	; PRESERVE ACC.	
F 8A		TXA	; FRESERVE ACC. ; GET SLOT(*\$1Ø)/8	
Ø 4A		LSR A		
1 4A 2 4A		LSR A LSR A		
3 Ø5 82		ORA IBDRVN	; FOR DRIVE Ø OR 1	
5 AA 6 68		TAX PLA	; INTO X FOR INDEX TO TABLE ; RESTORE ACC.	
7 6Ø		RTS	, RESTORE ACC.	
81		*****		
8 8	; ******	******		
8		MATTING ROUTINES	1-1 Matan	
8	NOT	E INCLUDED FOR SOS	< Seems like	
8 8	******	******	* all	ľ
8	· •		Seems like "Note" Should be "Note"	
8 8	******	**********) Monta -	
8		SUBROUTINE *		
8 8	; (16-SEC	TOR FORMAT) *		
8	******	*****		
8	; peans a	* *		
8 8		NCODED BYTES * F1 AND NBUF2 *		
8	;	*		
8 8		ADS NBUF2 * HIGH TO LOW, *		
81		.DS NBUF1 *		
8	<u> </u>	LOW TO HIGH. *		
8 8	; ON	ENTRY *		
81	;	*		
8 8	; X-REG: S	LOTNUM * 'IMES \$1Ø. *		
8	;	*		
8	; READ MOD	E (Q6L, Q7L *		
8 (8)	; ON	EXIT *		
8	;	*		
8 8	; CARRY SE	T IF ERROR *		
8	; IF NO ER	ROR: *		
8		HOLDS \$AA. *		
8 8		UNCHANGED. * HOLDS \$ØØ. *		
8	; CARRY	CLEAR. *		
8 8	: CA	UTION *		
8	; OB	SERVE *		
8		GE CROSS' *		
8 8		INGS ON * RANCHES!! *		
8	;	*		
8 8	; AS	SUMES *		
81	; 1 USEC	CYCLE TIME *		
8		*		
8 8	*****			
8 AØ 2Ø		LDY #2Ø	; 'MUST FIND' COUNT.	
A 88 B FØ6A		DEY BEQ RDERR	; IF CAN'T FIND MARKS. ; THEN EXIT WITH CARRY SET	
D BD 8CCØ	RD1	LDA Q6L, X	; READ NIBL.	
Ø 1ØFB		BPL RD1	; *** NO PAGE CROSS! ***	
2 49 D5 4 DØF4		EOR #ØD5 BNE RSYNC	; DATA MARK1? ; LOOP IF NOT.	
6 EA		NOP	; DELAY BETWEEN NIBLS.	
7 BD 8CCØ A 1ØFB		LDA Q6L,X BPL RD2	; *** NO PAGE CROSS! ***	
C C9 AA		CMP #ØAA	; DATA MARK 2?	
E DØF2		BNE RSYNC1	; (IF NOT, IS IT DM1?)	
Ø AØ 55 2		LDY #Ø55	; INIT NBUF2 INDEX. NIBL DELAY)	
2 EA	;	NOP (ADDED	; DELAY BETWEEN NIBLS.	
3 BD 8CCØ	RD3	LDA Q6L, X	•	
6 1ØFB 8 C9 AD		BPL RD3 CMP #ØAD	; *** NO PAGE CROSS! *** ; DATA MARK 3?	
A DØE6		BNE RSYNC1	; (IF NOT, IS IT DM1?)	
	;	(CARRY SET IF DM		

10/31/89 9:56	H):Apple ///:h	ROM - Disk I/O	Page
F16C EA	NOP	· · · ·	; DELAY BETWEEN NIBLS.	
F16D EA F16E BD 8CCØ	NOP RD4 LDA	Q6L,X	; DELAY BETWEEN NIBLS.	
F171 1ØFB	RD4 LDA BPL	RD4	; *** NO PAGE CROSS! ***	
F173 99 Ø2Ø3	STA	NBUF2,Y	; STORE BYTES DIRECTLY	
F176 AD EFFF	LDA	INTERUPT	; POLL INTERRUPT LINE	
7179 Ø5 8B	ORA	IMASK	; (THIS MAY BE USED TO INVALIDATE POLL)	
F17B 1Ø37 F17D 88	BPL DEY	GOSERV	· INDEX TO NEXT	
F17E 1ØEE	BPL	RD4	; INDEX TO NEXT	
F18Ø C8	RD5 INY	1.01	; (FIRST TIME Y=Ø)	
F181 BD 8CCØ	RD5A LDA	Q6L,X	; GET ENCODED BYTES OF NBUF1	
F184 1ØFB	BPL	RD5A		
F186 99 ØØØ2	STA	NBUF1,Y	DOLL TUMBBRURG TIVE	
F189 AD EFFF F18C Ø5 8B	LDA ORA	INTERUPT	; POLL INTERRUPT LINE	
F18E 1Ø24	BPL	IMASK GOSERV	; (THIS MAY BE USED TO INVALIDATE POLL)	
F19Ø CØ E4	CPY	#ØE4	; WITHIN 1 MS OF COMPLETION?	
F192 DØEC	BNE	RD5	,	
F194 C8	INY			
F195 BD 8CCØ	RD6 LDA	Q6L,X	; NO POLL FROM NOW ON	
F198 1ØFB	BPL	RD6		
F19A 99 ØØØ2 F19D C8	STA INY	NBUF1,Y	• בואוכן סוות אסוום ו מאכם	
F19E DØF5	BNE	RD6	; FINISH OUT NBUF1 PAGE	
F1AØ BD 8CCØ	RDCKSUM LDA	Q6L,X	; GET CHECKSUM BYTE.	
F1A3 1ØFB	BPL	RDCKSUM	·	
F1A5 85 96	STA	CKSUM		
F1A7 2Ø Ø1F2	JSR	RDA6	; CHECK BIT SLIP MARKS	
F1AA	:	DUDMC		
F1AA	: CHECK FOR INTER	RUPTS		
F1AA F1AA 24 8B	; CHKINT BIT	IMASK	• פאסוון ה זו איים פיים און האודה או	
F1AA 24 8B F1AC 1004	CHKINT BIT BPL	IMASK \$Ø1Ø	; SHOULD INTERRUPTS BE ALLOWED? ; YES, ALLOW THEM.	
F1AE 24 8F	BIT	Ø8F	, IDD, ADDON INDEL.	
F1BØ 1ØØ1	BPL	\$Ø2Ø		
F1B2 58	\$Ø1Ø CLI			
F1B3 6Ø	\$Ø2Ø RTS			
F1B4				
F1B4 2Ø AAF2	GOSERV JSR	SERVICE	; GO TO SERVICE INTERRUPT	
F1B7 38	RDERR SEC			
F1B8 6Ø F1B9	RTS			
F1B9	********	*****		
F1B9	;	*		
F1B9	; READ ADDRESS	FIELD *		
F1B9	; SUBROUTI	NE *		
F1B9	; (16-SECTOR FC	RMAT) *		
F1B9	;	*		
F1B9	********	*******		
F1B9 F1B9	; READS VOLUME	י ייים אריצי *		
F1B9	; AND SECT			
F1B91	:	*		
F1B9	; ON ENTRY	· *		
F1B9	;	*		
F1B9	; XREG: SLOTNUM	TIMES \$1Ø *		
F1B9	, DEAD MODE (CC	* ·		
F1B9 F1B9!	; READ MODE (Q61	, O,T) ,		
F1B9 F1B9	; ON EXIT	*		
F1B9	; ON EXII	*		
F1B9	; CARRY SET IF E	RROR *		
F1B9 i	;	*		
F1B9	; IF NO ERROR:	*		
F1B9	; A-REG HOLDS			
F1B9	; Y-REG HOLDS			
F1B9	; X-REG UNCHAN			
F1B9 F1B9	; CARRY CLEAR.	*		
F1B9	CSSTV HOLDS	CHKSUM *		
F1B9	SECTOR, TR			
F1B9	; VOLUME REA			
F1B9	;	*		
F1B9	; USES TEMPS C			
F1B9	; LAST, CSUM			
F1B9 F1B9	; 4 BYTES AT	CSSTV. *		
F1B9	; EXPECTS	: *		
F1B9	, — EAFECIS	*		
F1B9	; ORIGINAL 1Ø-S	ECTOR *		
F1B9	; NORMAL DENSITY			
F1B9	; (4-BIT), ODD			
F1B9	; THEN EVEN	*		
F1B9	;	*		
F1B9	; CAUTION	! *		
F1B9	OBCEDIE	* *		
F1B9 F1B9	; OBSERVE ; 'NO PAGE CF			
F1B9	; NO PAGE CF			

10/31/89 9:56		///:ROM - Disk I/O Page		
F1B9 F1B9	; SOME	BRANCHE	es!!	*
F1B9	;	ASSUMES	·	*
F1B9 F1B9	; 1 mm	יר מעמדי	י ייי אידייי	* *
F1B9	; 1 USE	EC CYCLE	TIME	*
F1B9	*****	*****	******	**
F1B9 F1B9 AØ FC	RDADR16	LDY	#ØFC	
F1BB 84 95		STY	COUNT	; 'MUST FIND' COUNT.
F1BD C8 F1BE DØØ4	RDASYN	INY	0031	. LOW ODDED OF COUNT
F1CØ E6 95		BNE INC	RDA1 COUNT	; LOW ORDER OF COUNT ; (2K NIBLS TO FIND
F1C2 FØF3		BEQ	RDERR	; ADR MARK, ELSE ERR)
F1C4 BD 8CCØ F1C7 1ØFB	RDA1	LDA BPL	Q6L,X RDA1	; READ NIBL. ; *** NO PAGE CROSS! ***
F1C9 C9 D5	RDASN1	CMP	#ØD5	; ADR MARK 1?
F1CB DØFØ		BNE	RDASYN	; (LOOP IF NOT)
F1CD EA F1CE BD 8CCØ		NOP LDA	Q6L,X	; ADDED NIBL DELAY
F1D1 1ØFB		BPL	RDA2	; *** NO PAGE CROSS! ***
F1D3 C 9 AA F1D5 DØF 2		CMP BNE	#ØAA RDASN1	; ADR MARK 2? ; (IF NOT, IS IT AM1?)
F1D7 AØ Ø3		LDY	#Ø3	; INDEX FOR 4-BYTE READ
F1D9	;			NIBL DELAY)
F1D9 BD 8CCØ F1DC 1ØFB		LDA BPL	Q6L,X RDA3	; *** NO PAGE CROSS! ***
F1DE C9 96		CMP	#96	; ADR MARK 3?
F1EØ DØE7 F1E2		BNE	RDASN1 ES CARRY	; (IF NOT IS IT AM1?)
F1E2 78	;	SEI	- CHUKI	; DISABLE INTERRUPT SYSTEM
F1E3 A9 ØØ	DD3D1D	LDA	#ØØ	; INIT CHECKSUM
F1E5 85 89 F1E7 BD 8CCØ	RDAFLD RDA4	STA LDA	CSUM Q6L,X	; READ 'ODD BIT' NIBBL
F1EA 1ØFB		BPL	RDA4	; *** NO PAGE CROSS! ***
F1EC 2A F1ED 85 95		ROL STA	A LAST	; ALIGN ODD BITS, 1' INTO LSB ; (SAVE THEM)
F1EF BD 8CCØ	RDA5	LDA	Q6L,X	; READ 'EVEN BIT' NIBL
F1F2 1ØFB		BPL	RDA5	; *** NO PAGE CROSS ***
F1F4 25 95 F1F6 99 97 ØØ		AND STA	LAST CSSTV, Y	; MERGE ODD AND EVEN BITS ; STORE DATA BYTE
F1F9 45 89		EOR	CSUM	, STORE DATA BITE
F1FB 88		DEY	DDARID	TOOD ON A DAMA DUMBO
F1FC 1ØE7 F1FE A8		BPL TAY	RDAFLD	; LOOP ON 4 DATA BYTES. ; IF FINAL CHECKSUM
F1FF DØB6		BNE	RDERR	; NONZERO, THEN ERROR
F2Ø1 BD 8CCØ F2Ø4 1ØFB		LDA BPL	Q6L,X RDA6	; FIRST BIT SLIP NIBBL ; *** NO PAGE CROSS! ***
F2Ø6 C9 DE		CMP	#ØDE	
F2Ø8 DØAD		BNE	RDERR	; ERROR IF NONMATCH
F2ØA EA F2ØB BD 8CCØ		NOP LDA	Q6L,X	; DELAY ; SECOND BIT-SLIP NIBL
F2ØE 1ØFB		BPL	RDA7	; *** NO PAGE CROSS! ***
F21Ø C9 AA F212 DØA3		CMP BNE	#ØAA RDERR	· FDDOD IF NOMATCU
F214 18	RDEXIT	CLC	NUBRE	; ERROR IF NOMATCH ; CLEAR CARRY ON
F215 6Ø		RTS		; NORMAL READ EXITS.
F216 F216	; ;*******	*****	****	
F216	;		*	
F216 F216	; WRIT ; (16-SECT	TE SUBR	* * (יייַרוּ)	
F216	;		****	
F216	******	*****	*****	
F216 F216	; WRITES	DATA FF	ROM *	
F216		AND NBU		
F216 F216	; . prnem sr	פשוופ	*	
F216	; FIRST NE ; HIGH	BUFZ, H TO LOW	i. *	
7216	; THEN NBU	JF1,	*	
F216 F216	; LOW	TO HIGH	i *	
F216	; ON	ENTRY -	*	
F216	;	07.00	*	
F216 F216		SLOTNUM MES \$10		
F216	;	YIK	*	
F216	;	DVI	*	
F216 F216	; ON	EXIT	* *	
F216	; CARRY SE			
F216	; (W PROT	VIOLAT	CION) *	
F216 F216	; ; IF NO EF	RROR:	*	
F216	;		*	
F216 F216		UNCERTA		
F216		HOLDS \$		
F216		CLEAR.	*	

0/31/89 9:56		n	D:Apple ///:RO	OM - Disk I/O Page
216 216	; AS	SUMES -	* *	
216	;	CVCIE	*	
216 216	; 1 USEC	CYCLE	* TWE *	
216	;*******	*****	*****	
16 16 38	; WRITE16	SEC		; ANTICIPATE WPROT ERR.
17 B8 18	WKIIEIU	CLA		; TO INDICATE WRITE PROTECT ERROR INSTEAD OF ; INTERRUPT
P18 BD 8DCØ P1B BD 8ECØ		LDA LDA	Q6H,X Q7L,X	; SENSE WPROT FLAG.
21E 3ØF5		BMI	WEXIT	; BRANCH IF WRITE PROTECTED
22Ø A9 FF	WRIT1	LDA	#ØFF	; SYNC DATA.
222 9D 8FCØ 225 1D 8CCØ		STA ORA	Q7H,X Q6L,X	; (5) GOTO WRITE MODE ; (4)
228 AØ Ø4		LDY	#Ø4	; (2) FOR FIVE NIBLS.
22A EA 22B 48		NOP		; (2)
22C 68		PHA PLA		; (4) ; (3)
22D 48	WSYNC	PHA		; (4) EXACT TIMING
22E 68 22F 2Ø BBF2		PLA JSR	WNIBL7	; (3) • (13 0 6) WDITE SYNC
232 88		DEY	WMIDL/	; (13,9,6) WRITE SYNC ; (2)
233 DØF8		BNE	WSYNC	; (2*) MUST NOT CROSS PAGE!
35 A9 D5 37 2Ø BAF2		LDA JSR	#ØD5 WNIBL9	; (2) 1ST DATA MARK ; (15,9,6)
3A A9 AA		LDA	#ØAA	; (2) 2ND DATA MARK
3C 2Ø BAF2		JSR	WNIBL9	; (15,9,6)
3F A9 AD 41 2Ø BAF2		LDA JSR	#ØAD WNIBL9	; (2) 3RD DATA MARK ; (15,9,6)
44 AØ 55		LDY	#55	; (2) NBUF2 INDEX
46 EA		NOP		; (2) FOR TIMING
47 EA 48 EA		NOP NOP		; (2) ; (2)
49 DØØ8		BNE	VRYFRST	; (3) BRANCH ALWAYS
24B AD EFFF 24E Ø5 8B	WINTRPT	LDA	INTERUPT	; (4) POLL INTERRUPT LINE
15Ø 38		ORA SEC	IMASK	; (3) ; (2)
51 1Ø57		BPL	SERVICE	; (2) BRANCH IF INTERRUPT HAS OCCURED
53 3ØØØ 55 B9 Ø2Ø3	VRYFRST WRTFRST	BMI LDA	WRTFRST NBUF2,Y	; (3) FOR TIMING. ; (4)
58 9D 8DCØ	WKITKSI	STA	Q6H, X	; (5) STORE ENCODED BYTE
5B BD 8CCØ		LDA	Q6L,X	; (4) TIME MUST = 32 US PER BYTE!
5E 88 5F 1ØEA		DEY BPL	WINTRPT	; (2) ; (3) (2 IF BRANCH NOT TAKEN)
61 98		TYA	WININEI	; (2) INSURE NO INTERRUPT THIS BYTE
262 3ØØ3		BMI	WMIDLE	; (3) BRANCH ALWAYS.
264 AD EFFF 267 Ø5 8B	WNTRPT1 WMIDLE	LDA ORA	INTERUPT IMASK	; (4) POLL INTERRUPT LINE ; (3)
169 38		SEC	1111011	; (2)
26A 3ØØ2		BMI	WDATA2	; (3) BRANCH IF NO INTERRUPT
6C 1Ø3C 6E C8	WDATA2	BPL INY	SERVICE	; GO SERVICE INTERRUPT. ; (2)
6F B9 ØØØ2		LDA	NBUF1,Y	; (4)
72 9D 8DCØ 75 BD 8CCØ		STA LDA	Q6H,X	; (5) STORE ENCODED BYTE
78 CØ E4		CPY	Q6L,X #ØE4	; (4) ; (2) WITHIN 1 MS OF COMPLETION?
7A DØE8		BNE	WNTRPT1	; (3) (2) NO KEEP WRITTING AND POLLING.
7C EA 7D C8		NOP INY		; (2) ; (2)
7E EA	WDATA3	NOP		; (2)
7F EA		NOP		; (2)
8Ø 48 81 68		PHA PLA		; (4) ; (3)
82 B9 ØØØ2		LDA	NBUF1,Y	; (4) WRITE LAST OF ENCODED BYTES
85 9D 8DCØ		STA	Q6H, X	; (5) WITHOUT POLLING INTERRUPTS.
88 BD 8CCØ 8B A5 96		LDA LDA	Q6L,X CKSUM	; (4) ; (3) NORMALLY FOR TIMING
8D C8		INY		; (2)
8E DØEE 9Ø FØØØ		BNE	WDATA3	; (3) (2)
90 F000 92 20 BBF2	WRCKSUM	BEQ JSR	WRCKSUM WNIBL7	; (3) BRANCH ALWAYS ; (13,9,6) GO WRITE CHECK SUM!!
95 48	,	PHA		; (3)
96 68 97 B9 CØF3	WRBITSLMK	PLA LDA	ртфеттрык ч	; (4) ; (4) LOAD BIT SLIP MARK
9A 2Ø BDF2	MADITOTH	JSR	WNIBL	; (4) LOAD BIT SLIP MARK ; (6,9,6)
9D C8		INY		; (2)
9E! CØ Ø4 AØ! DØF5		CPY BNE	#Ø4 WRBITSLMK	; (2) ; (2) (3)
A2 18		CLC	MVDTISTUV	; (2) (3)
A3 BD 8ECØ	NOWRITE	LDA	Q7L,X	; OUT OF WRITE MODE.
A6 BD 8CCØ A9 6Ø		LDA RTS	Q6L,X	; TO READ MODE.
AA AA	;	KID		; RETURN FROM WRITE.
AA 2C 54F3	SERVICE	BIT	SEV	; SET VFLAG TO INDICATE INTERRUPT
AD 20 A3F2 B0 A5 8F		JSR LDA	NOWRITE Ø8F	; TAKE IT OUT OF WRITE MODE!
B2 1002		BPL	\$Ø1Ø	
B4 85 8B		STA	IMASK	

10/51	1/89 9:56		HD:Apple ///:ROM - Disk I/O					
F2B8 F2B9			EC Ø8F LI TS	; COULD NOT HAVE GOT HERE WITHOUT CLI OK				
72BA		; ;********		***				
2BA		**********		*				
2BA		; 7-BIT NI	BL WRITE SUB	*				
2BA		, A DEC OD	ID DDIOD EVI	*				
72BA 72BA			'D PRIOR EXI Y CLEARED	*				
2BA		;		*				
F2BA		*******	*****	***				
F2BA F2BA	18	WNIBL9 CI	rc	: (2) 9 CYCLES, THEN WRITE				
F2BB	48	WNIBL7 PI	HA	; (2) 9 CYCLES, THEN WRITE ; (3) 7 CYCLES, THEN WRITE ; (4) ; (5) NIBL WRITE SUB ; (4) CLOBBERS ACC. NOT CARRY				
F2BC1	68 9D 8DCØ	P)	LA Da ocu v	; (4)				
	1D 8CCØ	WNIBL S.	RA OGL.X	: (4) CLOBBERS ACC. NOT CARRY				
72C3		R	rs	, , ,				
F2C41		********		***				
72C4		:		*				
72C4			LIZE SUBR	*				
F2C4		; (16-SECT	OR FORMAT)	*				
F2C4 F2C4		*******	*****	 ***				
F2C4		;		*				
F2C4 F2C4			256 BYTES OF IN (BUF) IN	*				
72C4		; USER DATA ; ENCODED BY		*				
F2C4		; WRITTEN D	IRECTLY TO D	К *				
F2C4 F2C4		; ENCODED CI ; ZERO PAGE		*				
F2C4		; ZERO PAGE	CKSOM	*				
F2C4		; ON I	ENTRY	*				
F2C4 F2C4		; • BIT IS 2-1	BYTE POINTER	*				
F2C4			BYTES OF USE	*				
F2C4		; DATA.		*				
72C4 72C4		; A-REG CHEC	CK CHM	*				
72C4		; X-REG UNC		*				
72C4		; Y-REG HOLI	DS Ø.	*				
F2C4 F2C4		; CARRY SET	•	*				
72C4		*****	*****	***				
F2C4	32 02	; DDENIEDI (II	DV ##2	. CMADM NDUES INDEV				
	A2 Ø2 AØ ØØ		DX #Ø2 DY #ØØ	; START NBUF2 INDEX. ; START USER BUF INDEX NEXT USER BYTE				
72C8	88	PRENIB1 DI	-	, NEMI ODEN BITE				
F2C9 F2CB	B1 9B		DA (BUF) SR A	; SHIFT TWO BITS OF				
	3E Ø1Ø3		OL NBUF2	, X ; CURRENT USER BYTE				
F2CF1	4 A	L:	SR A	; INTO CURRENT NBUF2				
	3E Ø1Ø3 99 Ø1Ø2		OL NBUF2					
F2D6			TA NBUF1 NX	Y ; (6 BITS LEFT). ; FROM Ø TO \$55				
F2D71	EØ 56	CI	PX #56	· · · · · · · · · · · · · · · · · · ·				
	9ØED A2 ØØ		CC PRENI	; BR IF NO WRAPAROUND ; RESET NBUF2 INDEX				
F2DD			DX #ØØ YA	; RESET NBUF 2 INDEX				
F2DE I	DØE8	B	NE PRENI	; (DONE IF ZERO)				
	AØ 56 59 ØØØ3		DY #56 OR NBUF2					
	29 3F		OR NBUF2 ND #Ø3F	; STRIP GARBAGE BITS				
F2E7	AA	T	AX	; TO FORM RUNNING CHECK SUM				
	BD 55F3		DA NIBL,					
	99 Ø1Ø3 B9 ØØØ3		TA NBUF2 DA NBUF2					
F2F1	88	Di	EY					
	DØEE 29 3F		NE PRENI	; LOOP UNTIL ALL OF NBUF2 IS CONVERTED.				
	29 3F 59 Ø1Ø2		ND #3F OR NBUF1	, Y ; NOW DO THE SAME FOR				
F2F9	AA	T	XA	; NIBBLE BUFFER 1				
	BD 55F3 99 ØØØ2		DA NIBL, TA NBUF1	; TO DO ANY BACK TRACKING (NBUF1-1)				
	B9 Ø1Ø2		DA NBUF1					
F3Ø3	C8	I	NY	,				
	DØFØ		NE PRENI					
F3Ø6 F3Ø7	AA BD 55F3		AX DA NIBL,	; USE LAST AS CHECK SUM				
	85 96		TA CKSUM					
F3ØC	4C 4CF3		MP SET1M	; ALL DONE.				
F3ØF F3ØF		; ;*******	*****	*				
F3ØF		;		*				
F3ØF			LIZE SUBR	*				
F3ØF F3ØF		; 16-SECT	OR FORMAT	*				
וששני		******						

```
10/31/89 9:56
                                                     HD:Apple ///:ROM - Disk I/O
                                                                                                                                   Page 10
F3ØF
                                   POSTNIB16
F3ØF1
                                                 SEC
F31Ø|
       AØ 55
                                                 LDY
                                                                           ; FIRST CONVERT TO 6 BIT NIBBLES ; INIT CHECK SUM
F312|
       A9 ØØ
                                                 LDA
                                                           #ØØ
F314| BE Ø2Ø3
F317| 5D ØØF3
                                   PNIBL1
                                                 LDX
                                                           NBUF2, Y
                                                                           ; GET ENCODED BYTE
                                                 EOR
                                                           DNIBL, X
SET1MEG
F31A| 3Ø3Ø
F31C| 99 Ø2Ø3
F31F| 88
                                                 BMI
                                                                             SET 1 MHZ
                                                 STA
                                                           NBUF2, Y
                                                                           ; REPLACE WITH 6 BIT EQUIV.
                                                 DEY
F32Ø| 1ØA6
                                                 BPL
                                                           PRENIB1
                                                                           ; LOOP UNTIL DONE WITH NIBBLE BUFFER 2
F3221
       C8
                                                 INY
                                                                           ; NOW Y=Ø
; DO THE SAME WITH
F323| BE ØØØ2
                                   PNIBL2
                                                           NBUF1, Y
                                                 LDX
F326| 5D ØØF3
F329| 99 ØØØ2
                                                 EOR
                                                           DNIBL, X
                                                 STA
                                                           NBUF1, Y
                                                                           ; NIBBLE BUFFER 1
F32C|
       C8
                                                 TNY
                                                                           : DO ALL 256 BYTES
F32D| DØF4
F32F| A6 9
                                                           PNIBL2
       A6 96
5D ØØF3
                                                 LDX
EOR
                                                           CKSUM
                                                                             MAKE SURE CHECK SUM MATCHES
F331
                                                                             BETTER BE ZERO
BRANCH IF IT IS
INIT NBUF2 INDEX
NBUF IDX $55 TO $00
                                                           DNIBL. X
F334| DØ16
F336| A2 56
                                                           POSTERR
                                                 BNE
                                   POST1
                                                 LDX
                                                           #56
       CA
                                                 DEX
                                   POST2
                                                                           ; NBUF IDX $55 TO $9
; WRAPAROUND IF NEG
F3391
       3ØFB
                                                 BMI
                                                           POST1
F33B| B9 ØØØ2
                                                 LDA
                                                           NBUF1, Y
F33E|
       5E Ø2Ø3
                                                           NBUF2,X
                                                 LSR
                                                                             SHIFT 2 BITS FROM
F341|
F342|
                                                 ROL
                                                          A
NBUF2,X
                                                                             CURRENT NBUF2 NIBL
       5E Ø2Ø3
                                                 LSR
                                                                             CURRENT NBUF1
      2A
91 9B
F345 į
                                                 ROL
                                                                             NIBL.
                                                           (BUF),Y
F3461
                                                 STA
                                                                             BYTE OF USER DATA
F348
       C8
                                                 INY
                                                                           ; NEXT USER BYTE
F349
       DØED
                                                 BNE
                                                           POST2
F34B1
       18
                                                 C\Gamma C
                                                                           ; GOOD DATA
F34C| F34C
                                   POSTERR
                                                 .EOU
F34C|
       AD DFFF
                                                 LDĀ
                                                           ENVIRON
F34F1 Ø9 8Ø
                                                 ORA
                                                           #ONEMEG
                                                                           ; SET TO ONE MEGAHERTZ CLOCK RATE
F351
       8D DFFF
                                                 STA
                                                           ENVIRON
F354|
                                   SEV
                                                 RTS
                                                                           ; (SEV USED TO SET VFLAG)
F355
F355
F3551
                                          6-BIT TO 7-BIT
                                      NIBL CONVERSION TABLE
F355
F355
F3551
F355
F355|
F355|
                                        CODES WITH MORE THAN
                                        ONE PAIR OF ADJACENT ZEROES OR WITH NO
F355
F355
                                        ADJACENT ONES (EXCEPT B7) ARE EXCLUDED.
F355
F355
F355
F355
       96 97 9A 9B 9D 9E 9F
A6 A7 AB AC AD AE AF
B2 B3 B4 B5
F355
                                          BYTE 96,97,9A,9B,9D,9E,9F,ØA6,ØA7,ØAB,ØAC,ØAD,ØAE,ØAF,ØB2,ØB3,ØB4,ØB5
F35C|
F363|
F367
       B6 B7 B9 BA BB BC BD
                                            .BYTE ØB6,ØB7,ØB9,ØBA,ØBB,ØBC,ØBD,ØBE,ØBF,ØCB,ØCD,ØCE,ØCF,ØD3,ØD6,ØD7
F36E|
F375|
      BE BF CB CD CE CF D3
D6 D7
      D9 DA DB DC DD DE DF
E5 E6 E7 E9 EA EB EC
F377
                                           .BYTE ØD9, ØDA, ØDB, ØDC, ØDD, ØDE, ØDF, ØE5, ØE6, ØE7, ØE9, ØEA, ØEB, ØEC, ØED, ØEE
F37E| E5 E6
F385| ED EE
F387
       EF F2 F3 F4 F5 F6 F7
                                           .BYTE ØEF, ØF2, ØF3, ØF4, ØF5, ØF6, ØF7, ØF9, ØFA, ØFB, ØFC, ØFD, ØFE, ØFF
F38E1
       F9 FA FB FC FD FE FF
F395
F395
F395
F395
                                         7-BIT TO 6-BIT 'DENIBLIZE' TABL
F395
F395
                                         (16-SECTOR FORMAT)
F395
                                             VALID CODES
F395
                                          $96 TO $FF ONLY.
F395
F395
F395
                                        CODES WITH MORE THAN
F395
                                        ONE PAIR OF ADJACENT
F395
                                         ZEROES OR WITH NO
F395
                                        ADJACENT ONES (EXCEPT
F395
                                    BIT 7) ARE EXCLUDED
F395
F395
F395
       F3ØØ
                                                 - EOU
                                                           REGRWTS+3ØØ
      91 ØØ Ø1
98 99 Ø2 Ø3 9C Ø4 Ø5
Ø6 AØ A1 A2 A3 A4 A5
Ø7 Ø8 A8
F395
                                                 .BYTE
F398|
F39F|
                                                 .BYTE
                                                           98,99,02,03,9C,04,05,06,0A0,0A1,0A2,0A3,0A4,0A5,07,08,0A8
F3A6
      A9 AA Ø9 ØA ØB ØC ØD
BØ B1 ØE ØF 1Ø 11 12
13 B8 14 15
F3A91
                                                 .BYTE
                                                           ØA9, ØAA, Ø9, ØA, ØB, ØC, ØD, ØBØ, ØB1, ØE, ØF, 1Ø, 11, 12, 13, ØB8, 14, 15
F3BØ1
F3B7|
F3BB|
       16 17 18 19 1A
                                                 .BYTE
                                                          16,17,18,19,1A
```

1/89 9:56		HD:Appl	e ///:ROM - Disk I/O	Page 1
DE AA EB FF C4 C C7 C8 C9 CA 1B C		.BYTE ØDE,Ø	ØAA, ØEB, ØFF, ØC4, ØC5, ØC6, ØC7, ØC8, ØC9, ØCA, 1B, ØCC, 1C, 1D),1E
1D 1E DØ D1 D2 1F D4 E 21 D8 22 23 24 2		.BYTE ØDØ,Ø	ØD1, ØD2, 1F, ØD4, ØD5, 2Ø, 21, ØD8, 22, 23, 24, 25, 26, 27, 28, ØE	Ø,ØE1
27 28 EØ E1 E2 E3 E4 29 2A 2 2C 2D 2E 2F 3Ø 3		.BYTE ØE2,0	ØE3,ØE4,29,2A,2B,ØE8,2C,2D,2E,2F,3Ø,31,32,ØFØ,ØF1,33	3,34
FØ F1 33 34 35 36 37 38 F8 3 3B 3C 3D 3E 3F	9 3A	.BYTE 35,36	6,37,38,ØF8,39,3A,3B,3C,3D,3E,3F	
	;*******	******	***	
	; FAST SEE	K SUBROUTINE	*	
	; ;*******	*****	* ***	
	; ON	ENTRY	* *	
	;	LDS SLOTNUM	* *	
	; T	IMES \$1Ø	*	
		LDS DESIRED ALFTRACK.	* *	
		OLDS DESIRED HALFTRACK.	*	
	; ON	EXIT	*	
	; A-REG UN ; Y-REG UN ; X-REG UN		* * *	
		ND TRKN HOLD L HALFTRACK.	* *	
	; HALFTR	LDS PRIOR ACK IF SEEK QUIRED.	* * * *	
	; ARE IN ; THE NU ; 100 US ; REQUIR	AND MONTIMES CREMENTED BY MBER OF EC QUANTUMS ED BY SEEK TOR ON TIME P.	* * * * * * * *	
	; VARIA	BLES USED	* - *	
	; PRIOR,	TRKN, COUNT, SLOTTEMP	*	
	; MONTIM ; *******	EL, MONTIMEH	* * ***	
85 9E	; SEEK	STA TRKN	; SAVE TARGET TRACK	
C5 8C FØ42		CMP CURTE BEQ SETPE	RK ; ON DESIRED TRACK?	
A9 ØØ 85 95		LDA #ØØ		
A5 8C	SEEK2	STA TRKCM	RK ; SAVE CURTRK FOR	
85 9D 38		STA PRIOF SEC	·	
E5 9E FØ31		SBC TRKN BEQ SEEKE		
BØØ6 49 FF		BCS OUT EOR #ØFF	; (MOVE OUT, NOT IN)	
E6 8C		INC CURTE	RK ; DECR CURRENT TRACK (OUT)	
9ØØ4 69 FE		BCC MINTS ADC #ØFE		
C6 8C C5 95		DEC CURTE CMP TRKCM		
9ØØ2		BCC MAXTS	ST ; AND 'TRKS MOVED'	
A5 95 C9 Ø9		LDA TRKCN CMP #Ø9	VI	
BØØ2 A8		BCS STEP 2 TAY	; IF TRKCNT>\$Ø8 LEAVE Y ALONE (Y=\$Ø8) ; ELSE SET ACCELERATION INDEX IN Y	
38		SEC	, and the second	
2Ø 48F4 B9 67F4			BLE,Y ; FOR 'ONTIME'	
2Ø 56F4 A5 9D		JSR MSWAI LDA PRIOF	R	
18 2Ø 4AF4		CLC JSR CLRPH	; FOR PHASE OFF	
B9 7ØF4		LDA OFFT	ABLE,Y ; THEN WAIT 'OFFTIME'	
2Ø 56F4 E6 95		JSR MSWAI		

0/31	1/89 9:56		HI	D:Apple	OM - Disk I/O	Page 1
	DØC6 2Ø 56F4	SEEKEND	BNE JSR	SEEK2 MSWAIT	; (ALWAYS TAKEN) ; SETTLE 25 MSEC	
47	18		CLC	MSWAIT	; SET FOR PHASE OFF ; GET CURRENT TRACK ; MASK FOR 1 AND 4 PHASES ; DOUBLE FOR PHASE ON/OFF INDEX	
	A5 8C	SETPHASE	LDA	CURTRK	; GET CURRENT TRACK	
4A	29 Ø3	CLRPHASE	AND	#Ø3 7	; MASK FOR 1 AND 4 PHASES	
	Ø5 81		ORA	IBSLOT	; DOUBLE FOR PHASE ON/OFF INDEX	
4F	AA		TAX	120201		
	BD 8ØCØ		LDA	PHASEOFF, A	; TURN UN/OFF UNE PHASE	
55	A6 81	SEEKRTS	LDX RTS	IBSLOT	; RESTORE X-REG ; AND RETURN	
56	62	SEEVKIS	KIS		; AND RETURN	
56		*****	******	*****		
561		;		*		
56		, MSWA	IT SUBRO	UTINE *		
561		, . * * * * * * * * * * * * * * * * * * *	*****	*****		
56		;		*		
561			S A SPEC			
561			ER OF 1Ø			
56		; INTE	RVALS FO	R MOTOR *		
561		; 011 1	INING	*		
56		;	ON EXIT	*		
561		;		*		
56			HOLDS \$			
561			UNCHANG			
561		; CARRY		*		
561		;		*		
56			MEL, MON			
561				TED ONCE * INTERVAL *		
56			OTOR ON			
56		;		*		
56		;	- ASSUME	s *		
56		; • 1 1191	C CYCLE	ттмп: *		
561		:	EC CICEE	11ME *		
561		******	*****	*****		
561	20 11	;				
56	A2 11	MSWAIT	LDX	#11	- DELAY OF HORG	
	DØFD	MSW1	DEX BNE	MSW1	; DELAY 86 USEC	
	E6 99		INC	MONTIMEL		
5D	DØØ2		BNE	MSW2	; DOUBLE BYTE INCREMENT	
	E6 9A	Moran	INC	MONTIMEH		
621	38 E9 Ø1	MSW2	SEC SBC	#Ø1	· DONE IN INTERVALS	
	DØFØ		BNE	MSWAIT	; DONE IN INTERVALS ; (A-REG COUNTS)	
661			RTS		,	
671		;				
67 67		******	******	*******		
671		; PHASE (ON- OFF	TIME *		
671		; TABLES	S IN 100	-USEC *		
671			/ALS. (S			
671				*		
67 67		******	******	******		
	Ø1 3Ø 28 24 2Ø 1E 1D	ONTABLE	BYTE	Ø1,3Ø.28.24	,2Ø,1E,1D,1C,1C	
6E	1C 1C					
	7Ø 2C 26 22 1F 1E 1D	OFFTABLE	.BYTE	7Ø,2C,26,22	,1F,1E,1D,1C,1C	
77 79	1C 1C					
	86 83	BLOCKIO	STX	IBTRK		
7B	AØ Ø5	5200110	LDY	#Ø5		
7D	48		PHA	**		
7EI		TRKSEC	ASL	A		
7F 81	26 83 88		ROL	IBTRK		
	DØFA		DEY BNE	TRKSEC		
84	68		PLA	1111000		
85	29 Ø7		AND	#Ø7		
871			TAY			
	B9 AØF4 85 84		LDA	SECTABL, Y		
	2Ø ØØFØ		STA JSR	IBSECT REGRWTS		
	BØØB		BCS	QUIT		
92	E6 86		INC	IBBUFP+1		
	E6 84		INC	IBSECT		
	E6 84		INC	IBSECT		
	2Ø ØØFØ C6 86		JSR DEC	REGRWTS IBBUFP+1		
	A5 88	QUIT	LDA	IBSTAT		
9F		-	RTS			
AØ	AA A4 A5 AA A5	;	F	aa	at at an an	
ΔMI	ØØ Ø4 Ø8 ØC Ø1 Ø5 Ø9	SECTABL	.BYTE	00,04,08,0C	,Ø1,Ø5,Ø9,ØD	
A7	ØD.					

```
10/31/89 9:56
                                                   HD:Apple ///:ROM - Disk I/O
                                                                                                                              Page 13
F4A8
                                      JOYSTICK READ ROUTINE
F4A8
F4A8
F4A8
F4A8
                                    ENTRY ACC= COUNT DOWN HIGH
X&Y= DON'T CARE
F4A8
F4A8
                                      EXIT ACC= TIMER HIGH BYTE
Y= TIMER LOW BYTE
F4A8
                                             CARRY CLEAR
F4A8
F4A8
                                        IF CARRY SET, ROUTINE *
WAS INTERRUPTED & *
ACC & Y ARE INVALID *
F4A8
F4A8
F4A8
F4A8
F4A8
F4A8
      FFD9
                                  TIMLATCH
                                               .EQU
                                                         ØFFD9
F4A8|
      FFD8
FFD9
                                  TIMER1L
F4A8
                                  TIMERIH
                                               - FOU
                                                         ØFFD9
F4A8
      CØ66
                                  JOYRDY
                                               .EQU
                                                         ØCØ66
F4A8|
F4A8|
                                                                        ; CARRY SHOULD BE SET! ; START THE TIMER!
                                  ANALOG
      F4A8
                                               - EOU
F4A8
      8D D9FF
                                                         TIMLATCH
F4AB| AD EFFF
F4AE| 2D 66CØ
                                 ANLOG1
                                              LDA
AND
                                                         INTERUPT
                                                                        ; WAIT FOR ONE OR THE OTHER TO GO LOW
                                                         JOYRDY
F4B1
                                                                        ; WAS IT REALLY THE JOPYSTICK?
F4B3| AD 66CØ
F4B6| 3ØØC
                                               LDA
                                                        JOYRDY
GOODTIME
                                                                        ; NOPE, WHAT TIME IS IT?
; TIME'S A SLIP SLIDIN AWAY
                                               BMI
F4B8
                                                         TIMER1H
F4B9| AD D9FF
                                                                        ; NOW, WHAT TIME IS IT?
                                               LDA
F4BC| AC D8FF
                                                         TIMER1L
                                               LDY
                                                                        ; TIME WAS VALID!
F4BF
      1ØØ3
                                               BPL
                                                         GOODTIME
F4C1| AD D9FF
F4C4| 6Ø
                                               LDA
                                                         TIMER1H
                                                                        ; HI BYTE CHANGED
                                 GOODTIME
                                               RTS
F4C5
F4C51
                                               .END
SYMBOL TABLE DUMP
AB - Absolute
RF - Ref
PB - Public
                     LB - Label
                                      UD - Undefined
                                                              MC - Macro
                     DF - Def
                                       PR - Proc
                     PV - Private CS - Consts
ALDONE1 LB FØEB |
                                  LB FØE3
                                                ALLOFF
                                                           LB F118
                                                                        ANALOG
                                                                                   LB F4A8
                                                                                                ANLOG1
                                                                                                           LB F4AB
BITSLIPM LB F3CØ
CHKINT LB F1AA
                        BLOCKIO
                                  LB F479
LB F13D
                                                           AB ØØ9B
AB ØØ96
                                                                        CHKDRV
                                                                                   LB F12B
                                                                                                CHKDRV1
                                                                                                           LB F12D
LB FØ54
                                                CKSUM
                                                                                                CONWAIT
                        CKDRTS
                                                                        CLRPHASE LB F44A
CORRECTV LB FØC4
                        COUNT
                                   AB ØØ95
                                                CSSTV
                                                           AB ØØ97
                                                                        CSUM
                                                                                      ØØ89
                                                                                                CSUM1
                                                                        DRIVSEL
DRVOTRK
CURTRK
          AB ØØ8C
                        DISKIO
DRVINDX
                                                DNIBL
                                                           LB F3ØØ
                                                                                   LB FØ35
                                                                                                DRV1EN
                                                                                                           AB CØ8B
                                   LB F13E
DRVERR
                                                                                                           LB FØ41
          LB FØE8
                                                DRVOEN
                                                           AB CØ8A
                                                                                   AB ØØ85
                                                                                                DRVWAIT
          AB ØØEØ
                                   AB FFDF
                                                ENVTEMP
                                                           AB ØØ9F
                                                                                                GOCAL1
                                                                        GOCAL
                                                                                                               FØA6
GOODTIME LB F4C4
IBBUFP AB ØØ85
                                                                                   LB FØEA
AB ØØ82
                                                                                                HRDERRS
IBNODRV
                                                                                                           AB ØØ8Ø
AB ØØ8Ø
                        GOSEEK
                                   LB F115
                                                GOSERV
                                                           LB F1B4
                                                                        HNDLERR
                                   AB ØØ87
                                                IBDERR
                                                                        TRDRVN
                        TBCMD
                                                           AB ØØ82
IBRERR
                        IBSECT
                                                IBSLOT
          AB ØØ83
                                   AB ØØ84
                                                           AB ØØ81
                                                                        IBSMOD
                                                                                   AB ØØ89
                                                                                                IBSTAT
IBTRK
          AB ØØ83
                        IBWPER
                                   AB ØØ81
                                                IMASK
                                                           AB ØØ8B
                                                                        INTERUPT AB FFEF
                                                                                                 IOBPDN
                                                                                                           AB ØØ8A
JOYRDY
                                                MAXTST
MOTOROFF
                                                                                                MONTIMEH AB ØØ9A
          AB CØ66
                        LAST
                                   AB ØØ95
                                                           LB F425
                                                                        MINTST
                                                                                   LB F41F
MONTIMEL AB ØØ99
                        MOTOF
                                   LB FØ52
                                                           AΒ
                                                              CØ88
                                                                        MOTORON
                                                                                   AB CØ89
                                                MYSEEK
                        MSWAIT LB F456
NODRIVER LB FØ64
                                                                                                NBUF2 AB Ø3Ø2
OFFTABLE LB F47Ø
MSW2
          LB F461
                                                           LB F1Ø4
                                                                        NBUF1
                                                                                   AB Ø2ØØ
NIBL
          LB F355
                                                NOWRITE
                                                           LB F2A3
                                                                        NXOFF
                                                                                   LB F11A
                        ONEMEG
                                   AB ØØ8Ø
                                                ONTABLE
                                                                                   LB F41B
                                                                                                PHASEOFF AB
          LB FØ48
                                                           LB F467
                                                                        OUT
                                                                                                               CØ8Ø
PHASEON
          AB CØ81
                        PHASON
                                   AB CØ81
                                                PHSOFF
                                                           AB CØ8Ø
                                                                        PNIBL1
                                                                                   LB F314
                                                                                                PNIBL2
                                                                                                           LB F323
                                                                        POSTNIB1 LB F3ØF
PRENIB4 LB F2F6
                                                POSTERR
                                                           LB F34C
LB F2E2
                                                                                                PRENIB1
                                                                                                           LB F2C8
POST1
          LB F336
                        POST2
                                   LB F338
PRENIB16 LB F2C4
                        PRENIB2
                                  LB F2E5
                                                PRENIB3
                                                                                   LB F2F6
                                                                                                PRIOR
                                                                                                           AB ØØ9D
Q6H
RD1
          AB CØ8D
                        Q6L
RD2
                                   AB CØ8C
                                                           AB CØ8F
                                                                        Q7L
RD4
RDA2
                                                                                   AB CØ8E
                                                                                                QUIT
RD5
                                                                                                           LB F49D
          LB F14D
LB F181
                                   LB F157
LB F195
                                                RD3
                                                           LB F163
LB F1C4
                                                                                                           LB F18Ø
                                                                                   LB F16E
                                                                                                RDA3
RD5A
                                                RDA1
                                                                                   LB F1CE
                        RD6
RDA4
          LB F1E7
                        RDA5
                                   LB F1EF
                                                RDA6
                                                           LB F2Ø1
                                                                        RDA7
                                                                                   LB F2ØB
                                                                                                RDADR16
                                                                                                           LB F1B9
                                                                        RDCKSUM
                                                                                                RDERR
RDAFLD
RDEXIT
                        RDASN1
                                   LB F1C9
                                                RDASYN
                                                                                   LB F1AØ
          LB F1E5
                                                           LB F1BD
                                                                                                            LB F1B7
                                                                                                RETRYCHT AB
          LB F214
                        RDRIGHT
                                   LB FØAC
                                                READ16
                                                           LB F148
                                                                        REGRWTS
          LB F14A
LB F4ØØ
                                                           LB FØCØ
LB F4ØA
                                                                                   AB ØØ98
AB ØØ94
                                                                                                SECTABL
SEEKEND
                                                                                                           LB F4AØ
LB F444
RSYNC
                        RSYNC1
                                   LB F152
                                                RTTRK
                                                                        SEEKCNT
SEEK
                        SEEK1
                                   LB F1Ø5
                                                SEEK2
SEEKRTS
          LB F455
                        SERVICE
                                   LB F2AA
                                                SET1MEG
                                                           LB F34C
                                                                        SETPHASE LB F448
                                                                                                 SETTRK
SEV
          LB F354
AB FFD8
                        STEP LB F429
TIMLATCH AB FFD9
                                                STEP2
                                                           LB F42B
                                                                        TEMP
                                                                                   AB ØØ97
AB ØØ95
                                                                                                TIMER1H
                                                                                                           AB FFD9
TIMER1L
                                                                        TRKCNT
                                                TRACK
                                                           AB ØØ99
                                                                                                TRKN
                                                                                                           AB ØØ9E
TRKN1
          AB ØØ99
                        TRKSEC
                                   LB F47E
                                                TRYADR
                                                           LB FØ83
                                                                        TRYADR2
                                                                                                TRYTRK
                                                                                                           LB FØ69
                                   AB ØØ7F
LB F215
                                                                                   LB F253
LB F267
TRYTRK2
          LB FØ7F
                        TWOMEG
                                                VOLUME
                                                           AB ØØ9A
                                                                        VRYFRST
                                                                                                WDATA2
                                                                                                           LB F26E
                                                WINTRPT
                                                           LB F24B
LB F264
WDATA3
          LB F27E
                        WEXIT
                                                                        WMIDLE
                                                                                                WNIBL
                                                                                                            LB F2BD
WNIBL7
                                   LB F2BA
                                                WNTRPT1
                                                                        WRBITSLM LB F297
WRIT
          LB FØF9
                        WRIT1
                                   LB F22Ø
                                                WRITE16
                                                           LB F216
                                                                        WRTFRST LB F255
                                                                                                WSYNC
Assembly complete:
   Errors flagged on this Assembly
65Ø2 OPCODE STATIC FREQUENCIES
                      *****
```

```
10/31/89 9:56
                                                    HD:Apple ///:ROM - Disk I/O
                                                                                                                                   Page 14
    ASL :
BCC :
BCS :
BEQ :
                       *****
    BIT :
BMI :
              1Ø |
    BNE :
                       *******
    BVC :
    CLI :
CLV :
CMP :
              14
1
4
5
                       *******
    CPX :
CPY :
DEC :
             2
13 |
8 |
    DEX :
DEY :
EOR :
              1Ø
2
12
2
39
    INC :
                       *******
    JMP :
JSR :
    LDA
    LDX :
    LSR
                       *****
    NOP : ORA :
              13 |
    PHA
                       *****
              10 |
11 |
3 |
7 |
6 |
    PHP
    ROL :
                       ******
    SBC :
SEC :
              42 |
1 m
3 |
    STA :
STX :
    STY:
TAX:
TAY:
TXA:
    Minimum frequency = Maximum frequency =
    Average frequency =
    Unused opcodes:
    BRK BVS CLD RTI SED TSX TXS
    Program opcode usage: 87 %
(1.00) That's all, Folks ...
```

Appl	e /// Computer Information • Apple /// Level 2 Service Referen	ce Manual	
0		0	
0			
0		0	
0	Source Code Listing	0	
0	for	0	
0		0	
0	Apple ///	0	
0		0	
0			
0		0	
0		0	
0		0	
0	ROM	O	
0		0	
0	Diagnostics	0	
0		0	
0		0	
0		0	
0	David T. Craig	0	
0	736 Edgewater	0	
0	Wichita, Kansas 67230	0	
0		0	
Apple Comput	er Inc • 1982	Page 0654 of	0730

```
10/31/89 9:47
                                                 HD:Apple ///:ROM - Sara Tests
                                                                                                                             Page 1
                                  ØØØØ
ØØØØ
                                 ## APPLE /// ROM - DIAGNOSTIC ROUTINES
## COPYRIGHT 1979 BY APPLE COMPUTER, INC.
 ØØØØ
øøøø
øøøø
øøøø
0000
                                              .PROC SARATESTS
 øøøø
øøøø
øøøø
ØØØØ
                                   SARA DIAGNOSTIC TEST ROUTINES
                                                                                              Walt
øøøø
0000
                                 ; DECEMBER 18,1979
0000
                                   W. BROEDNER & R. LASHLEY
aaaa
øøøø
ØØØØ
                                   COPYRIGHT 1979 BY APPLE COMPUTER, INC.
0000
ØØØØ
ØØØØ
ØØØØI
                                 ROM
ZRPG
       0001
ØØØØ
       ØØØØ
                                              .EQU
                                                       00
 ØØØØ
                                              .EQU
                                 ZRPG1
ØØØØI ØØ18
                                 PTRLO
                                              .EQU
                                                       ZRPG1+Ø8
                                                                                          Broedner
later designed
later designed
the hardware
the hardware
the pole ter
computer
which was
which was
which was
released in
released 1983
January
ØØØØ| ØØ19
                                 PTRHT
                                                       2RPG1+Ø9
                                              - EOU
ØØØØ
       ØØ1A
                                               .EQU
                                                       ZRPG1+ØA
                                 IBCMD
00001
       0087
                                               .EQU
                                                       87
85
ØØØØ | ØØ85
                                 IBBUFP
                                              .EQU
ØØØØ
       ØØ91
                                               .EQU
                                                       ØF479
0000i
       F479
                                              .EQU
                                 BLOCKIO
       ØØ5D
                                 CV
ØØØØ
                                                       5D
00001
       ØØFF
                                 STKØ
                                                       ØFF
00001
       1419
                                                       14ØØ+PTRHI
18ØØ+ZRPG1
                                 TRNK
                                               .EOU
ØØØØ
                                              .EQU
                                 PHPR
ØØØØI
       CØØØ
                                 KYBD
                                                       ØCØØØ
ØØØØ
       CØØ8
                                 KEYBD
                                                       ØCØØ8
ØCØ1Ø
                                              .EOU
 ØØØØ
                                 KBDSTRB
                                              .EQU
00001
       CØ58
                                 PDLEN
                                               . EQU
                                                       ØCØ58
ØØØØ
       CØ47
                                 ADRS
                                               .EQU
                                                       ØCØ47
ØØØØ
       CØ5Ø
                                 GRMD
                                              .EQU
                                                       ØCØ5Ø
ଉଉଉଷ ।
       CØ51
                                 TXTMD
                                               . EQU
                                                       ØCØ51
ØØØØ
       CØ66
                                               .EOU
                                                       ØCØ66
                                 ADTO
       CØDØ
                                 DISKOFF
ØØØØi
                                                       ØCØDØ
                                              .EQU
                                              .EQU
00001
       CØF1
                                 ACIAST
                                                       ØCØF1
ØØØØ
       CØF2
                                 ACIACM
                                                       ØCØF2
ØØØØİ
       CØF3
                                 ACIACN
                                              .EQU
                                                       ØCØF3
ØØØØ1
       C1ØØ
C2ØØ
                                 SLT1
SLT2
                                              .EQU
                                                       ØC1ØØ
ØC2ØØ
ØØØØ
ØØØØ
       C3ØØ
                                               .EQU
                                                       ØC3ØØ
ØØØØ1
       C4ØØ
                                 SLT4
                                              .EQU
                                                       ØC4ØØ
ØCFFF
 ØØØØ |
       CFFF
                                 EXPROM
øøøøi
       FFDØ
                                 ZPREG
                                               .EQU
                                              .EQU
00001
       FFDF
                                 SYSD1
                                                       ØFFDF
       FFD2
 ØØØØ
                                 SYSD2
                                                       ØFFD2
aaaai
       FFD3
                                 SYSD3
                                               .EQU
ØØØØ I
       FFEØ
                                              .EQU
                                 SYSEØ
                                                       ØFFEØ
ØØØØ
       FFEF
                                 BNKSW
                                                       ØFFEF
øøøøi
       FFE2
                                 SYSE2
                                              .EQU
00001
       FFE3
                                 SYSE3
                                                       ØFFE3
 øøøø i
                                 COUT
                                                       ØFC25
ØØØØI
       FDØ7
                                 CROUT1
                                               .EQU
ØØØØ I
       FDØF
                                 KEYIN
                                              . EOU
                                                       ØFDØF
 ØØØØ
                                 SETCVH
                                               .EQU
                                                       ØFBC7
ØØØØI FD98
                                 CLDSTRT
                                              .EQU
                                                       ØFD98
ØØØØI FD9D
                                 SETUP
                                              .EQU
                                                       ØFD9D
ØF9Ø1
ØØØØ| F9Ø1
                                 MONITOR
0000 i
                                              .ORG
ØØØØI
                                                       ØF4C5
F4C5| ØØ B1 B2 BA B9 1Ø ØØ RAMTBL
                                                       ØØ,ØB1,ØB2,ØBA,ØB9,1Ø,ØØ,13
                                              BYTE
F4CC| 13
F4CD| F4CD
F4CD| 52 41
                                 CHPG
                                              .EOU
                                              .ASCII
                                                       "RA"
F4CF|
F4DØ|
       CD
52 4F
                                                       ØCD
"RO"
                                              .ASCII
F4D2
                                              .BYTE
                                                       ØCD
F4D31
       56 49
                                              .ASCII
                                                       "VI"
       C1
41 43 49
F4D5
                                              BYTE
                                                       ØC1
F4D6
                                                        "ACI"
                                               .ASCII
       C1
41 2F
                                                       ØC1
F4D91
                                               .BYTE
F4DA
                                              .ASCIT
F4DC|
       44 49 41 47 4E 4F 53 54 49
F4DD1
                                                       "DIAGNOSTI"
F4E4
F4E6
                                              .BYTE
                                                       ØC3
                                                                      ; C
F4E9| 52 45 54 52
F4ED| D9
F4EE|
F4E71
                                              .ASCII
                                                       ØDØ
                                              BYTE
                                                                      ; P
                                                        "RETR"
                                               .ASCII
                                                                      ; Y
                                 ; SETUP SYSTEM
```

0/31/89 9:47		HD:Apple ///:Re	OM - Sara Tests	Page
'4EE '4EE	<u>;</u>			
4EE A9 53	; LE	A #52+ROM	; TURN OFF SCREEN, SET 2MHZ SPEED	
'4FØ 8D DFFF	SI	TA SYSD1	; AND RUN OFF ROM	
4F3 A2 ØØ	LI		; SET BANK SWITCH TO ZERO	
4F5 8E EØFF	SI			
4F8 8E EFFF 4FB 8E DØFF	ST ST		; AND SET ZERO PAGE SAME	
4FE CA	DE		, 1112 221 2210 11122 2112	
4FF 8E D2FF	SI	TX SYSD2	; PROGRAM DDR'S	
5Ø2 8E D3FF	SI			
5Ø5 9A 5Ø6 E8	TY IN			
5Ø7 A9 ØF	L			
5Ø9 8D E3FF	si			
5ØC A9 3F	LI			
5ØE 8D E2FF	SI			
511 AØ ØE 513 B9 DØCØ	DISK1 LI			
516 88	DISKI			
517 88	DE			
518 1ØF9	BE			
51A AD Ø8CØ	L			
51D 29 Ø4	AN			
51F DØØ3 521 4C 86F6	B1 J1			
524	:	IL RECOR		
524	; VERIFY ZERO	PAGE		
524	;			
524 A9 Ø1	NXBYT LI		; ROTATE A 1 THROUGH	
526 95 ØØ 528 D5 ØØ	NXBIT ST		; EACH BIT IN THE Ø PG ; TO COMPLETELY TEST	
52A DØFE	NOGOOD BY		; THE PAGE. HANG IF NOGOOD.	
52C ØA	AS		; TRY NEXT BIT OF BYTE	
52D DØF7	Bi		; UNTIL BYTE IS ZERO.	
52F E8	II		; CONTINUE UNTIL PAGE	
53Ø DØF2 532 8A	ENTWR T		; IS DONE.	
533 48	CNTWR TX		; PUSH A DIFFERENT ; BYTE ONTO THE	
534 E8	II.		; STACK UNTIL ALL	
535 DØFB	BI		; STCK BYTES ARE FULL.	
537 CA	DE		; THEN PULL THEM	
538 86 18	SI		; OFF AND COMPARE TO	
53A 68 53B C5 18	PULBT PI CN		; THE COUNTER GOING ; BACKWARDS. HANG IF	
53D DØEB	Bi		; THEY DON'T AGREE.	
53F C6 18	DE		GET NEXT COUNTER BYTE	
541 DØF7	Bi		; CONTINUE UNTIL STACK	
543 68	PI		; IS DONE. TEST LAST BYTE	
544 DØE4	B	NE NOGOOD	; AGAINST ZERO.	
546 546	; SIZE IN MEN	MODA		
546	; 512E 1N ME	TORT		
546 A2 Ø8	LI	OX #Ø8	; ZERO THE BYTES USED TO DISPLAY	
548 95 1Ø		TA ZRPG1,X	; THE BAD RAM LOCATIONS	
54A CA	DI		; EACH BYTE= A CAS LINE	
54B 1ØFB 54D A2 Ø2	BE		; ON THE SARA BOARD.	
54F 86 19	LI NMEM1 SI	IX PTRHI	; STARTING AT PAGE 2 ; TEST THE LAST BYTE	
551 A9 ØØ	LI	DA #ØØ	; IN EACH MEM PAGE TO	
553 AØ FF	LI	OY #ØFF	; SEE IF THE CHIPS ARE	
555 91 18		ra (PTRLO), Y	; THERE (AVOID Ø & STK PAGES)	
557 D1 18		MP (PTRLO), Y	; CAN THE BYTE BE O'D?	
559 FØØ7 55B 2Ø 48F7		EQ NMEM2 SR RAM	; NO, FIND WHICH CAS IT IS.	
55E 94 1Ø	S:		; SET CORRES. BYTE TO \$FF	
56Ø A6 19		OX PTRHI	RESTORE X REGISTER	
562 E8	NMEM2 II	XX	; AND INCREMENT TO NEXT	
563 EØ CØ		X #øcø	; PAGE UNTIL I/O IS REACHED.	
565 DØE8		NE NMEM1	. HIEN DECEM MO DACE 20	
567 A2 2Ø 569 EE EFFF	Li Iì	OX #2Ø NC BNKSW	; THEN RESET TO PAGE 20 ; AND GOTO NEXT BANK TO	
56C AD EFFF		DA BNKSW	; CONTINUE. (MASK INPUTS	
56F 29 ØF	A		; FROM BANKSWITCH TO SEE	
571 C9 Ø3		MP #Ø3	; WHAT SWITCH IS SET TO)	
573 DØDA	Bi	NE NMEM1	; CONTINUE UNTIL BANK '3'	
575 575	; SETUP SCRE	PN -		
575 '575	, selve screi	214		
575 2Ø 9DFD	ÉRRLP J	SR SETUP	; CALL SCRN SETUP ROUTINE	
578 A2 ØØ		DX #ØØ	; SETUP I/O AGAIN	
57A 8E EØFF	S	TX SYSEØ	; FOR VIA TEST	
57D CA		EX	; PROGRAM DATA DIR	
57E 8E D2FF		TX SYSD2	; REGISTERS	
581 8E D3FF 584 A9 3F		TX SYSD3 DA #3F		
586 8D E2FF		TA SYSE2		
589 A9 ØF		DA #ØF		
58B 8D E3FF		TA SYSE3		
58E A2 1Ø		DX #1Ø	; HEADING OF 'DIAGNOSTICS' WITH	

10/31/89 9:47	******	HD:	Apple ///:KC	OM - Sara Tests	Page
F59Ø 2Ø 38F7 F593 A2 ØØ	ERRLP1	JSR LDX	STRWT #ØØ	; THIS SUBROUTINE ; PRINT 'RAM'	
7595 86 SD		STX	cv	; SET CURSOR TO 2ND LINE	
597 A9 Ø4		LDA	#Ø4	; SPACE CURSOR OUT 3	
599 20 C7FB 59C 20 38F7		JSR JSR	SETCVH STRWT	; (X STILL=Ø ON RETURN) ; THE SAME SUBROUTINE	
59F A2 Ø7		LDX	#Ø7	; FOR BYTES 7 - Ø IN	
5A1 F5A1	RAMWT1	.EQU	*		
5A1 B5 1Ø 5A3 AØ Ø8		LD A LDY	ZRPG1,X #Ø8	; OUT EACH BIT AS A ; ' ' OR '1' FOR INDICATE BAD OR MISSING RAM	
SAS ØA	RAMWT2	ASL	A A	; CHIPS SUBROUTINE 'RAM' RAM	
5A6 48		PHA		; SETS UP THESE BYTES	
5A7 A9 AE 5A9 9ØØ2		LDA BCC	#ØAE	; LOAD A '.' TO ACC.	
5AB A9 31		LDA	RAMWT4 #31	; LOAD A '1' TO ACC.	
5AD 2Ø 25FC	RAMWT4	JSR	COUT	; AND PRINT IT	
5BØ 68		PLA		; RESTORE BYTE	
5B1 88 5B2 DØF1		DEY BNE	RAMWT2	; AND ROTATE ALL 8 ; TIMES	
5B4 2Ø Ø7FD		JSR	CROUT1	; CLEAR TO END OF LINE.	
5B7 CA		DEX		·	
5B8 1ØE7	_	BPL	RAMWT1		
5BA 5BA	; ZPG & S	TK TEST			
5BA	;				
5BA 9A		TXS			
5BB 8C EFFF 5BE 98	ZP1	STY TYA	BNKSW		
5BF 8D DØFF	21.1	STA	ZPREG		
5C2 85 FF		STA	STKØ		
5C4 C8		INY			
5C5 98 5C6 48		TYA PHA			
5C7 68		PLA			
5C8 C8		INY			
5C9 CØ 2Ø 5CB DØF1		CPY	#2Ø		
SCD AØ ØØ		BNE LDY	ZP1 #ØØ		
5CF 8C DØFF		STY	ZPREG		
5D2 86 18		STX	PTRLO		
5D4 E8 5D5 86 19	ZP2	INX STX	PTRHI		
5D7 8A		TXA	FIRMI		
5D8 D1 18		CMP	(PTRLO), Y		
5DA DØØ6		BNE	ZP3		
5DC EØ 1F 5DE DØF4		CPX BNE	#1F ZP2		
5EØ FØØ5		BEQ	ROMTST		
5E2 F5E2	ZP3	.EQU	*	; CHIP IS THERE, BAD ZERO AND STACK	
5E2 A2 1A 5E4 20 7BF7		LDX JSR	#1A MESSERR	; SO PRINT 'ZP' MESSAGE ; & SET FLAG (2MHZ MODE)	
5E7	;	USK	PESSERK	, a SEI FEAG (ZERE MODE)	
5E7	; ROM TES	T ROUTINE	:		
5E7	; DOMEST		1.00	GEM DOLLMAND MO	
5E7 A9 ØØ 5E9 A8	ROMTST	LDA TAY	#ØØ	; SET POINTERS TO ; \$FØØØ	
SEA A2 FØ		LDX	#ØFØ	, 41 000	
SEC 85 18		STA	PTRLO		
5EE 86 19 5FØ A2 FF		STX	PTRHI	; SET X TO \$FF	
5F2 51 18	ROMTST1	LDX EOR	#ØFF (PTRLO),Y	; FOR WINDOWING I/O ; COMPUTE CHKSUM ON	
5F4 E4 19		CPX	PTRHI	; EACH ROM BYTE,	
5F6 DØØ6		BNE	ROMTST2	; WINDOW OUT	
5F8 CØ BF 5FA DØØ2		CPY BNE	#ØBF ROMTST2	; RANGES FFCØ-FFEF	
SFC AØ EF		LDY	#ØEF		
SFE C8	ROMTST2	INY			
5FF DØF1		BNE	ROMTST1		
6Ø1 E6 19 6Ø3 DØED		INC BNE	PTRHI ROMTST1		
6Ø5 A8		TAY	W111 21 1	; TEST ACC. FOR Ø	
6Ø6 FØØ5		BEQ	VIATST	; YES, NEXT TEST	
6Ø8 A2 Ø3 6ØA 2Ø 7BF7		LDX	#Ø3	; PRINT 'ROM' AND	
6ØD	:	JSR	MESSERR	; SET ERROR	
6ØD	; VIA TES	T ROUTINE			
6ØD	;	OT 6		ADE UR DOD ADDAMA DUIZZO	
6ØD 18 6ØE D8	VIATST	CLD		; SET UP FOR ADDING BYTES	
6ØF AD EØFF		LDA	SYSEØ	; MASK OFF INPUT BITS	
612 29 3F		AND	#3F	; AND STORE BYTE IN	
614 85 18		STA	PTRLO	; TEMPOR. LOCATION	
616 AD EFFF 619 29 4F		LDA AND	BNKSW #4F	; MASK OFF INPUT BITS ; AND ADD TO STORED	
61B 65 18		ADC	#4F PTRLO	; AND ADD TO STORED ; BYTE IN TEMP. LOC.	
61D 6D DØFF		ADC	ZPREG	; ADD REMAINING	
62Ø 85 18		STA	PTRLO	; REGISTERS OF THE	
622 AD DFFF		LDA AND	SYSD1 #5F	; VIA'S ; (MASK THIS ONE)	
625 29 5F					

0/31/89 9:47		HL):Apple ///:Ro	OM - Sara Tests Page
629 6D D2FF 62C 6D D3FF 62F 6D E2FF 632 6D E3FF 635 C9 E1 637 FØØ5 639 A2 Ø6 638 2Ø 7BF7		ADC ADC ADC ADC CMP BEQ LDX JSR	SYSD2 SYSD3 SYSE2 SYSE3 #ØEØ+ROM ACIA #Ø6 MESSERR	TO SEE IF THEY AGREE WITH THE RESET CONDITION. =E1? YES, NEXT TEST NO, PRINT 'VIA' MESS AND SET ERROR FLAG
63E 63E	; ACIA TES	T		
63E 18 63F A9 9F 641 2D FlCØ 644 6D F2CØ 647 6D F3CØ 64A C9 1Ø 64C FØØ5 64E A2 Ø9 65Ø 2Ø 7BF7	ACIA	CLC LDA AND ADC ADC CMP BEQ LDX JSR	#9F ACIAST ACIACM ACIACN #1Ø ATD #Ø9 MESSERR	; SET UP FOR ADDITION ; MASK INPUT BITS ; FROM STATUS REG ; AND ADD DEFAULT STATES ; OIF CONTROL AND COMMAND ; REGS. =10? ; YES, NEXT TEST ; NO, 'ACIA' MESSAGE AND ; THEN SET ERROR FLAG
653 653	; ; A/D TEST	ROUTI	NE	
653 653 A9 CØ 655 8D DCFF 658 AD 5ACØ 65B AD 5ECØ 65E AD 5CCØ 661 AØ 2Ø 663 88	ATD ADCTST1	LDA STA LDA LDA LDA LDY DEY	#ØCØ ØFFDC PDLEN+2 PDLEN+6 PDLEN+4 #2Ø	; WAIT FOR 4Ø USEC
664 DØFD 666 AD 5DCØ	11201011	BNE	ADCTST1	
669 C8 66A FØØA 66C AD 66CØ 66F 3ØF8	ADCTST3	LDA INY BEQ LDA BMI	PDLEN+5 ADCERR ADTO ADCTST3	; SET A/D RAMP ; COUNT FOR CONVERSION ; IF BIT 7=1? ; YES, CONTINUE
571 98 572 29 EØ 574 FØØ5 576 F676	ADCERR	TYA AND BEQ .EQU	#ØEØ KEYPLUG *	; NO, MOVE COUNT TO ACC ; ACC<32 ; NO,
576 A2 ØD 578 2Ø 7BF7 57B	_	LDX JSR	#ØD MESSERR	; PRINT 'A/D' MESS ; AND SET ERROR FLAG
67B	; KEYBOARD	PLUGI	N TEST	
7B AD Ø8CØ 7E ØA 7F 1Ø41 81 AD DFFF 84 3Ø3C	; KEYPLUG	LDA ASL BPL LDA BMI	KEYBD A SEX SYSD1 SEX	; IS KYBD PLUGGED IN? ; (IS LIGHT CURRENT ; PRESENT?) NO, BRANCH ; IS ERROR FLAG SET? ; ERROR HANG
86 86	; RECONFIG	URE THE	E SYSTEM	
86 A9 77 88 8D DFFF 88 2Ø 98FD 8E 2C 10CØ 91 AD FFCF 94 AD 2ØCØ 97 A9 1Ø 99 2D Ø8CØ 9C DØØ3 9E 2Ø Ø1F9 A3 86 87	, RECON	LDA STA JSR BIT LDA LDA LDA AND BNE JSR LDX STX	#77 SYSD1 CLDSTRT KBDSTRB EXPROM ØCØ2Ø #1Ø KEYBD BOOT MONITOR #Ø1 IBCMD	; TURN ON SCREEN ; INITIALIZE MONITOR AND DEFAULT CHARACTER SET ; CLEAR KEYBOARD ; DISABLE ALL SLOTS ; TEST FOR "APPLE 1" ; NO, DO REGULAR BOOT ; AND NEVER COME BACK ; READ BLOCK Ø
A5 CA A6 86 85 A8 A9 AØ AA 85 86 AC 4A		DEX STX LDA STA LSR	IBBUFP #ØAØ IBBUFP+1 A	; INTO RAM AT \$AØØØ ; FOR TRACK 8Ø
AD 85 91 AF 8A BØ 2Ø 79F4 B3 9ØØA		STA TXA JSR BCC	PREVTRK BLOCKIO GOBOOT	; MAKE IT RECALIBRATE TOO! ; IF WE'VE SUCCEEDED. DO IT UP
5B5 A2 1C 5B7 2Ø 38F7 6BA 2Ø ØFFD 5BD BØE2 5BF 4C ØØAØ	GOBOOT	LDX JSR JSR BCS	#1C STRWT KEYIN BOOT	; 'RETRY'
5C2 j	;	JMP	ØAØØØ	; GO TO IT FOOL
GC2 GC2 GC2 AØ 7F GC4 98 GC5 29 FE GC7 49 4E GC9 FØØ3	; SYSTEM E ; SEX SEX1	LDY TYA AND EOR BEQ	#7F #0FE #4E SEX2	; TRY FROM ; \$7F TO Ø ; ADD.= ; \$4E OR \$4F
CG FØØ3 CB B9 ØØCØ CE 88 CF DØF3	SEX2	LDA DEY BNE	KYBD,Y SEX1	; YES, SKP ; NO, CONT ; NEXT ADD

/31/89 9:47		HD:A	pple ///:RC)M	- Sara Tests	Page
01 AD 51CØ			TXTMD		SET TXT	
04 B9 ØØC1		LDA S	SLT1,Y		EXCERCISE	
07 B9 ØØC2 0A B9 ØØC3			SLT2,Y SLT3,Y		ALL SLOTS	
DI B9 ØØC4			SLT4,Y	•	00010	
Ø AD FFCF		LDA I	EXPROM	;	DISABLE EXPANSION ROM AREA	
31 C8		INY	~=			
C4 DØEE C6		BNE S	SEX3			
261	; RAM TEST	ROUTINE				
261	;					
26 A9 73			#72+ROM			
[8] 8D DFFF [B] A9 18			SYSD1 #18			
DI 8D DØFF			ZPREG			
Ø A9 ØØ			#ØØ			
2 A2 Ø7			#Ø7			
74 95 1Ø			ZRPG1,X			
`6 CA '7 1ØFB		DEX BPL I	RAMTSTØ			
9 2Ø 84F7			RAMSET			
CI Ø8		PHP				
D 2Ø F6F7			RAMWT			
0Ø 2Ø F6F7			RAMWT			
53 28 54 6A		PLP ROR	A			
55 Ø8		PHP	-			
6 2Ø A1F7		JSR I	PTRINC			
99 DØF2			RAMTST1			
9B∣ 2Ø 84F7 9E∣ Ø8		JSR I	RAMSET			
F 20 FAF7			RAMRD			
2 48		PHA				
3 A9 ØØ			#ØØ			
5 91 18			(PTRLO), Y			
.7 68 .8 28		PLA PLP				
9 6A			A			
A Ø8		PHP				
B 2Ø A1F7			PTRINC			
E DØEF Ø	_	BNE I	RAMTST4			
Ø)	; RETURN TO	START				
Ø	;	Dimi				
Ø A9 ØØ			#ØØ			
2 8D EFFF			BNKSW			
5 8D DØFF 8 A2 Ø7			ZPREG #Ø7			
A BD 1Ø18			PHPR,X			
D 95 1Ø			ZRPG1,X			
F CA		DEX				
Ø 1ØF8			RAMTST6			
12 20 7EF7 15 4C 75F5			ERROR ERRLP			
18	:					
18	*******	*****	*****	*		
181	; SARA TEST	SUBROUT	INES			
181	******	******	********	*		
18 18 BD CDF4	; STRWT	LDA (CHPG, X			
B 48		PHA	CIII G, A			
SCI Ø9 8Ø		ORA :	#8Ø		NORMAL VIDEO	
E 2Ø 25FC		JSR (COUT		& PRINT	
11 E8		INX			NXT	
2 68 3 1ØF3		PLA BPL	STRWT	;	CHR	
5 4C Ø7FD			CROUT1	•	CLR TO END OF LINE	
81	;			,	-	
8	; SUBROUTIN	E RAM				
8 8 48	; RAM	מעמ			SV ACC	
18 48 19 8A		PHA TXA			SV ACC CONVRT	
A 4A			A	;	ADD TO	
B 4A		LSR	A	;	USE FOR	
ICI 4A			A		8 ENTRY	
ID 4A			A			
IE Ø8 IF 4A		PHP LSR	A			
5Ø 28		PLP	••			
51 AA		TAX		;	LOOKUP	
52 BD C5F4		LDA :	RAMTBL,X	;	IF VAL	
5 1014			RAMØ		<Ø, GET	
57 48		PHA	DNINGM	;	WHICH	
58 AD EFFF 5B 29 ØF			BNKSW #ØF			
DI AA		TAX	#WF			
E 68		PLA				
FI EØ ØØ		CPX	#ØØ			
51 FØ13		BEQ :	RAM1	_	BANK?	

/31/89 9:47		HD	:Apple ///:R0	OM - Sara Tests	Page
54 4A		LSR	A	; PROPER	
55 4A		LSR	A	; RAM	
66 CA		DEX	DAM1	; VAL	
57 DØØD 59 29 Ø5		BNE AND	RAM1 #Ø5	; CONVERT	
SB DØØ9	RAMØ	BNE	RAM1	; TO VAL	
DI 8A	141.2	TXA	14111	, 10	
SE FØØ2		BEQ	RAMØØ		
7Ø A9 Ø3		LDA	#Ø3		
2 9ØØ2	RAMØØ	BCC	RAM1		
74 49 Ø3		EOR	#Ø3		
76 29 Ø7	RAM1	AND	#Ø7	; BANKSW	
78 AA 79 68		TAX PLA			
A 60		RTS			
/B	;				
/B (; SUBROUTI	NE ERRO	R		
7B	<i>:</i>				
/B 2Ø 38F7	MESSERR	JSR	STRWT	; PRINT MESSAGE FIRST	
7E A9 F3 8Ø 8D DFFF	ERROR	LDA STA	#ØF2+ROM SYSD1	; SET 1 ; MHZ MO	
33 6Ø		RTS	31301	, MRZ MO	
34	;	1110			
34	; SUBROUTI	NE RAMS	ET		
34	;				
34 A2 Ø1	RAMSET	LDX	#Ø1		
36 86 1A		STX	BNK		
38 AØ ØØ 3A A9 AA		LDY	#ØØ #ØAA		
3A A9 AA 3C 38		LDA SEC	#ØAA		
3DI 48	RAMSET1	PHA			
BE Ø8	MIDLI	PHP			
BF A5 1A		LDA	BNK		
91 Ø9 8Ø		ORA	#8Ø		
93 8D 1914		STA	IBNK		
96 A9 Ø2		LDA	#Ø2		
98 85 19 9A A2 ØØ		STA LDX	PTRHI		
OC 86 18		STX	#ØØ PTRLO		
E 28		PLP	FIREO		
F 68		PLA			
(Ø) 6Ø		RTS			
111	;				
11	; SUBROUTI	NE PTRI	NC		
11 49	PERTIE	DHA			
A1 48 A2 E6 18	PTRINC	PHA INC	PTRLO		
14 DØ1D		BNE	RETS		
A6 A5 1A		LDA	BNK		
A8 1ØØE		BPL	PINC1		
AA A5 19		LDA	PTRHI		
AC C9 13		CMP	#13		
AE FØØ6		BEQ	PINC2		
3Ø C9 17 32 DØØ4		CMP BNE	#17 PINC1		
34 E6 19		INC	PTRHI		
36 E6 19	PINC2	INC	PTRHI		
38 E6 19	PINC1	INC	PTRHI		
BA DØØ7		BNE	RETS		
BC C6 1A		DEC	BNK		
BEI C6 1A		DEC	BNK		
CØ 2Ø 8DF7	neme	JSR	RAMSET1		
3 68 3 A6 1A	RETS	PLA LDX	BNK		
26 EØ FD		CPX	#ØFD		
28 6Ø		RTS	" 21 2		
:9	;				
:9 j	; SUBROUTI	NE RAME	RR		
91	<u> </u>				
29 48	RAMERR	PHA	DMP***		
CA A6 19		LDX	PTRHI		
CC A4 1A CE 3Ø19		LDY BMI	BNK DAMEDD4		
DØ 8A		TXA	RAMERR4		
01 3Ø1D		BMI	RAMERR5		
03 18		CLC			
04 69 2Ø		ADC	#2Ø		
06 8C EFFF	RAMERR2	STY	BNKSW		
09 AA		TAX			
DA 2Ø 48F7	RAMERR3	JSR	RAM		
DDI 68		PLA			
DE 48		PHA	# <i>0</i> 4.04		
DF AØ ØØ E1 51 18		LDY EOR	#ØØ (PTRLO),Y		
E3 15 1Ø		ORA	ZRPG1,X		
25 15 1Ø 25 95 1Ø		STA	ZRPG1,X		
27 68		PLA			
E8 6Ø		RTS			
E9 A9 ØØ	RAMERR4	LDA	#ØØ		
EB 8D EFFF		STA	BNKSW		

```
10/31/89 9:47
                                                      HD:Apple ///:ROM - Sara Tests
                                                                                                                                            Page 7
F7EE| FØEA
F7FØ| 38
F7F1| E9 6Ø
F7F3| C8
                                                   BEQ
                                                              RAMERR3
                                     RAMERR5
                                                   SBC
INY
                                                              #60
F7F4| DØEØ
F7F6|
                                                              RAMERR2
F7F6|
F7F6|
                                     ; SUBROUTINE RAMWT
F7F6
                                     RAMWT
                                                   EOR
F7F8
                                                              (PTRLO), Y
F7FA| D1 18
F7FC| DØCB
                                     RAMRD
                                                              (PTRLO), Y
RAMERR
                                                    CMP
                                                   BNE
F7FE
                                     RET1
F7FF
F7FF!
                                                    .END
                                                                    MC - Macro
FC - Func
AB - Absolute
RF - Ref
                       LB - Label
DF - Def
                                           UD - Undefined
                                           PR - Proc
PB - Public
                       PV - Private CS - Consts
                                                                AB CØF3
AB CØ47
AB FFEF
           LB F63E |
LB F663 |
                          ACIACM AB CØF2
ADCTST3 LB F669
                                                                                          AB CØF1 |
AB CØ66 |
                                                                                                                     LB F676
LB F653
ACIA
                                                     ACIACN
                                                                               ACIAST
                                                                                                         ADCERR
ADCTST1
                                                                               ADTO
BOOT
                                                     ADRS
                                                                                                         ATD
BLOCKIO
           AB F479
                                      AB ØØ1A
                                                     BNKSW
                                                                                           LB F6A1
                                                                                                          CHPG
                                                                                                                      LB F4CD
CLDSTRT
           AB FD98
                          CNTWR
                                      LB F532
AB CØDØ
                                                     COUT
                                                                 AB FC25
LB F575
                                                                               CROUT1
                                                                                           AB FDØ7
LB F593
                                                                                                                     AB ØØ5D
LB F77E
DISK1
                                                     ERRLP
                                                                                                          ERROR
                          DISKOFF
            LB F513
                                                                               ERRLP1
EXPROM
           AB CFFF
                          GOBOOT
                                      LB F6BF
                                                     GRMD
                                                                 AB CØ5Ø
                                                                               IBBUFP
                                                                                           AB ØØ85
                                                                                                                      AB ØØ87
                                      AB CØ1Ø
LB F77B
            AB 1419
                          KBDSTRB
MESSERR
                                                                AB CØØ8
AB F9Ø1
                                                                                           AB FDØF
LB F54F
                                                                                                                     LB F67B
LB F562
IBNK
                                                     KEYBD
                                                                               KEYIN
                                                                                                          KEYPLUG
KYBD
            AB CØØØ
                                                     MONITOR
                                                                               NMEM1
                                                                                                          NMEM2
NOGOOD
PHPR
           LB F52A
AB 181Ø
                          NOMEM
PINC1
                                      LB F548
LB F7B8
                                                                LB F526
LB F7B6
LB F53A
                                                                                          LB F524
AB ØØ91
                                                     NXBIT
                                                                               NXBYT
                                                                                                          PDLEN
                                                                                                                      AB CØ58
                                                                                                                      AB ØØ19
                                                     PINC2
                                                                                                          PTRHI
                                                                               PREVTRK
           LB F7A1
LB F772
LB F7E9
PTRINC
                          PTRLO
                                      AB ØØ18
                                                     PULBT
                                                                                           LB F748
                                                                                                          RAMØ
RAMØØ
                          RAM1
RAMERR5
                                      LB F776
LB F7FØ
                                                     RAMERR
RAMRD
                                                                LB F7C9
LB F7FA
                                                                               RAMERR2
RAMSET
                                                                                          LB F7D6
LB F784
                                                                                                         RAMERR3
RAMSET1
                                                                                                                     LB F7DA
LB F78D
RAMERR4
RAMTBL
            LB F4C5
                          RAMTSTØ
                                      LB F6F4
                                                     RAMTST1
                                                                 LB F6FD
                                                                                           LB F7ØF
                                                                               RAMTST4
                                                                                                          RAMTST6
RAMWT
RET1
           LB F7F6
LB F7FE
                          RAMWT1
RETS
                                      LB F5A1
                                                     RAMWT2
                                                                LB F5A5
AB ØØØ1
                                                                               RAMWT4
                                                                                           LB F5AD
LB F5E7
                                                                                                         RECON
ROMTST1
                                                                                                                     LB F686
LB F5F2
                                      LB F7C3
PR ----
                                                     ROM
                                                                               ROMTST
ROMTST2
           LB F5FE
                          SARATEST PR
                                                     SETCVH
                                                                 AB FBC7
                                                                               SETUP
                                                                                           AB FD9D
                                                                                                          SEX
                                                                                                                      LB F6C2
SEX1
SLT3
                          SEX2
SLT4
                                      LB F6CE
                                                                LB F6D4
AB ØØFF
                                                                                                          SLT2
           LB F6C4
                                                     SEX3
                                                                               SLT1
                                                                                           AB C1ØØ
                                                                                                                      AB C2ØØ
                                      AB C4ØØ
           AB C3ØØ
                                                     STKØ
                                                                               STRWT
                                                                                           LB F738
                                                                                                                      AR FFDF
                                                                                                          SYSD1
SYSD2
            AB FFD2
                          SYSD3
                                      AB FFD3
                                                     SYSEØ
                                                                 AB FFEØ
                                                                               SYSE2
                                                                                           AB FFE2
                                                                                                          SYSE3
TXTMD
ZP3
                          USRENTRY LB F6E6 |
ZPREG AB FFDØ |
           AB CØ51
                                                     VIATST
                                                                 LB F6ØD
                                                                               ZP1
                                                                                           LB F5BE
                                                                                                                      LB F5D4
           LB F5E2
                                                                               ZRPG1
                                                                 AB ØØØØ
                                                     ZRPG
                                                                                           AB ØØ1Ø
Assembly complete: 545 lines Ø Errors flagged on this Assembly
65Ø2 OPCODE STATIC FREQUENCIES
     AND:
               12
     ASL :
                        * * *
     BCC
     BCS
                        *****
     BEO
               12
     BIT
                    m
     BMI
     BNE
     BPL
     CLC
     CLD
                    m
     CMP
     CPX
     CPY
                         ***
     DEC
     \mathtt{DEX}
     DEY
                         ****
     INX
                         *****
     JMP
     JSR :
     LDA
     LDX
     LDY
                         *****
     ORA
     PHA:
                11
                         *****
     PHP
     PLP
     ROR
```

```
10/31/89 9:47
                                      HD:Apple ///:ROM - Sara Tests
                                                                                                  Page 8
   SEC :
STA :
STX :
STY :
TAX :
TAY :
TXA :
TXA :
TXA :
                *************
   Minimum frequency = 1
Maximum frequency = 56
   Average frequency =
   Unused opcodes:
   BRK BVC BVS CLI CLV NOP ROL RTI SED SEI TSX
   Program opcode usage: 80 %
(1.00) That's all, Folks ...
```

Ap	ple /// Computer Information • Apple /// Level 2 Service Reference	e Manual
Г		
		0
0		0
0	Source Code Listing	0
0		0
0	for	0
0		0
0	Appe ///	0
0		0
0		
0		0
0		0
0		0
0	ROM - Monitor	0
0		0
0		0
0		0
0		0
0		0
0	David T. Craig	0
0	736 Edgewater	0
0	Wichita, Kansas 67230	0
0		0
Annle Comp	uter Inc • 1982	Page 0663 of 0730

10/31/89 10:04		HI	D:Apple ///:ROM - Monitor	Page
8ØØØ	; 4444	444444	******************************	
ଅଷ୍ଟଷ୍ଟ ଅଷ୍ଟଷ୍ଟ			- MONITOR B BY APPLE COMPUTER, INC.	
ଅଷ୍ଟର୍ଷ୍ଟ			44444444444444444444444444444	
ଅଷ୍ଟର୍ଷ ଅଷ୍ଟର୍ଷ		.ABSOL	JTF.	
8000		.PROC	MONITOR	
0000 F7FE	_	.ORG	ØF7FE	
:/FE F7FE	;			
F7FE 6Ø	RET1	RTS		
F7FF 3F F8ØØ E9 Ø1		.BYTE SBC	Ø3F #Ø1	
F8Ø2 FØFA		BEQ	RET1	
F8Ø4 E9 Ø1 F8Ø6 FØF6		SBC BEQ	#Ø1 RET1	
78Ø8 E9 Ø1		SBC	#Ø1	
F8ØA FØF2		BEQ	RET1	
F8ØC E9 Ø1 F8ØE FØEE		SBC BEQ	#Ø1 RET1	
F81Ø E9 Ø1		SBC	#Ø1	
F812 FØEA F814 E9 Ø1		BEQ SBC	RET1 #Ø1	
F816 FØE6		BEQ	RET1	
F818 E9 Ø1 F81A FØE2		SBC BEQ	#Ø1 RET1	
F81C E9 Ø1		SBC	#Ø1	
F81E FØDE		BEQ	RET1	
F82Ø E9 Ø1 F822 FØDA		SBC BEQ	#Ø1 RET1	
F824 E9 Ø1		SBC	#Ø1	
F826 FØD6 F828 E9 Ø1		BEQ SBC	RET1 #Ø1	
F82A FØD2		BEQ	RET1	
F82C E9 Ø1 F82E FØCE		SBC BEQ	#Ø1 RET1	
F83Ø E9 Ø1		SBC	#Ø1	
F832 FØCA		BEQ	RET1	
F834 E9 Ø1 F836 FØC6		SBC BEQ	#Ø1 RET1	
F838 E9 Ø1		SBC	#Ø1	
F83A FØC2 F83C E9 Ø1		BEQ SBC	RET1 #Ø1	
F83E FØBE		BEQ	RET1	
F84Ø E9 Ø1 F842 FØBA		SBC BEQ	#Ø1	
F844 E9 Ø1		SBC	RET1 #Ø1	
F846 FØB6		BEQ	RET1	
F848 E9 Ø1 F84A FØB2		SBC BEQ	#Ø1 RET1	
F84C E9 Ø1		SBC	#Ø1	
F84E FØAE F85Ø E9 Ø1		BEQ SBC	RET1 #Ø1	
F852 FØAA		BEQ	RET1	
F854 E9 Ø1		SBC	#Ø1	
F856 FØA6 F858 E9 Ø1		BEQ SBC	RET1 #Ø1	
F85A FØA2		BEQ	RET1	
F85C E9 Ø1 F85E FØ9E		SBC BEQ	#Ø1 RET1	
F86Ø E9 Ø1		SBC	#Ø1	
F862 FØ9A F864 E9 Ø1		BEQ SBC	RET1 #Ø1	
F866 FØ96		BEQ	RET1	
F868 E9 Ø1		SBC	#Ø1	
F86A FØ92 F86C E9 Ø1		BEQ SBC	RET1 #Ø1	
F86E FØ8E		BEQ	RET1	
F870 E9 Ø1 F872 FØ8A		SBC BEQ	#Ø1 RET1	
F874 E9 Ø1		SBC	#Ø1	
F876 FØ86		BEQ	RET1	
F878 E9 Ø1 F87A FØ82		SBC BEQ	#Ø1 RET1	
F87C E9 Ø1		SBC	#Ø1	
F87E FØØ2 F88Ø E9 Ø1		BEQ SBC	RET3 #Ø1	
F882 FØ7C	RET3	BEQ	RET2	
F884 E9 Ø1		SBC	#Ø1	
F886 FØ78 F888 E9 Ø1		BEQ SBC	RET2 #Ø1	
F88A FØ74		BEQ	RET2	
F88C E9 Ø1 F88E FØ7Ø		SBC BEQ	#Ø1 RET2	
F89Ø E9 Ø1		SBC	#Ø1	
F892 FØ6C		BEQ	RET2	
F894 E9 Ø1 F896 FØ68		SBC BEQ	#Ø1 RET2	
F898 E9 Ø1		SBC	#Ø1	
F89A FØ64		BEQ	RET2	

10/31/89 10:04	Н	D:Apple ///:ROM	- Monitor	Page 2
F89C E9 Ø1 F89E FØ6Ø F8AØ E9 Ø1 F8A2 FØ5C	SBC BEQ SBC BEQ	#Ø1 RET2 #Ø1 RET2		
F8A4 E9 Ø1 F8A6 FØ58 F8A8 E9 Ø1 F8AA FØ54	SBC BEQ SBC BEQ	#Ø1 RET2 #Ø1 RET2		
F8AC E9 Ø1 F8AE FØ5Ø F8BØ E9 Ø1 F8B2 FØ4C	SBC BEQ SBC	#Ø1 RET2 #Ø1		
F8B4 E9 Ø1 F8B6 FØ48 F8B8 E9 Ø1	BEQ SBC BEQ SBC	RET2 #Ø1 RET2 #Ø1		
F8BA	BEQ SBC BEQ	RET2 #Ø1 RET2		
F8C2 FØ3C F8C4 E9 Ø1 F8C6 FØ38	SBC BEQ SBC BEQ	#Ø1 RET2 #Ø1 RET2		
F8C8 E9 Ø1 F8CA FØ34 F8CC E9 Ø1 F8CE FØ3Ø	SBC BEQ SBC BEQ	#Ø1 RET2 #Ø1 RET2		
F8DØ E9 Ø1 F8D2 FØ2C F8D4 E9 Ø1	SBC BEQ SBC	#Ø1 RET2 #Ø1		
F8D6 FØ28 F8D8 E9 Ø1 F8DA FØ24 F8DC E9 Ø1	BEQ SBC BEQ SBC	RET2 #Ø1 RET2 #Ø1		
F8DE F020 F8E0 E9 01 F8E2 F01C	BEQ SBC BEQ	RET2 #Ø1 RET2		
F8E4 E9 Ø1 F8E6 FØ18 F8E8 E9 Ø1 F8EA FØ14	SBC BEQ SBC BEQ	#Ø1 RET2 #Ø1 RET2		
F8EC E9 Ø1 F8EE FØ1Ø F8FØ E9 Ø1	SBC BEQ SBC	#Ø1 RET2 #Ø1		
F8F2 FØØC F8F4 E9 Ø1 F8F6 FØØ8 F8F8 E9 Ø1	BEQ SBC BEQ SBC	RET2 #Ø1 RET2 #Ø1		
F8FA	BEQ SBC BEQ	RET2 #Ø1 RET2		
F9Ø1 ; ; ; ; ; ; ; ; ;		58		
F901 ; F901 0058	GIN .EQU	SCRNLOC SCRNLOC+1		
F901 005A WINT F901 005B WINE F901 005C CH F901 005D CV		SCRNLOC+2 SCRNLOC+3 SCRNLOC+4 SCRNLOC+5		
F901 Ø05E	L EQU H EQU L EQU	SCRNLOC+6 SCRNLOC+7 SCRNLOC+8		
F901 0061 BAS8 F901 0058 TBAS F901 0063 TBAS F901 0064 TBAS TBAS F901 0064 TBAS 4L .EQU 4H .EQU	SCRNLOC+9 SCRNLOC+A SCRNLOC+ØB SCRNLOC+ØC			
F901 0065	SH .EQU ND .EQU D .EQU	SCRNLOC+ØD SCRNLOC+ØE SCRNLOC+ØF		
F901 Ø069	OR .EQU K .EQU PT .EQU	SCRNLOC+1Ø SCRNLOC+11 SCRNLOC+12 SCRNLOC+13		
F9Ø1 ØØ6C	X .EQU Y .EQU .EQU	SCRNLOC+14 SCRNLOC+15 SCRNLOC+16 SCRNLOC+17		
F901 0070 KSWL F901 0071 KSWH F901 0072 PCL	.EQU .EQU .EQU	SCRNLOC+18 SCRNLOC+19 SCRNLOC+1A		
F9Ø1 ØØ73	.EQU .EQU .EQU .EQU	SCRNLOC+1B SCRNLOC+1C A1L+1 A1L+2		
F9Ø1 ØØ77 A2H F9Ø1 ØØ78 A3L F9Ø1 ØØ79 A3H F9Ø1 ØØ7A A4L	.EQU .EQU .EQU .EQU	A1L+3 A1L+4 A1L+5 A1L+6		

		HD:Apple ///:ROM - Monitor			
ØØ7B	A4H	.EQU	A1L+7		
. ØØ7C . ØØ7D	STATE	.EQU	A1L+8		
. ØØ7D . ØØ7E	YSAV INRIIF	.EQU	A1L+9 A1L+ØA		
. ØØ7E . ØØ8Ø	INBUF TEMP	.EQU	A1L+ØA A1L+ØC		
. ØØ69	MASK	.EQU	CURSOR		
. .	:	- 200	CONSOR		
CØØØ	КВD	.EQU	ØCØØØ		
CØ1Ø	KBDSTRB	.EQU	ØCØ1Ø		
. [;				
. Ø358	USERADR	.EQU	358		
F479	BLOCKIO	.EQU	ØF479	30 OF 10 (00 /10 P)	
F686 F4EE	RECON	.EQU	ØF 68 6	; AS OF 12/2Ø/1979	
F4EE ØØ5Ø	DIAGN INBUFLEN	.EQU	ØF4EE 5Ø	; ONLY 8Ø BYTES (\$3AØ-\$3EF)	
ØØ81	IBSLOT	.EQU	81	; ONLI ON BILES (\$3AM-\$3EF)	
ØØ82	IBDRVN	.EQU	IBSLOT+1		
ØØ85	IBBUFP	.EQU	IBSLOT+4		
j ØØ87	IBCMD	.EQU	IBSLOT+6		
. į	;				
F9Ø1	ENTRY	.EQU	*		
BA		TSX			
1 86 6A		STX	STACK		
D8	MON	CLD	nn	; MUST BE HEX MODE	
6 2Ø 4EFC	MONE	JSR	BELL	. DECEMBE CHACK HO OPICINAL LOCATION	
3 A6 6A	MONZ	LDX	STACK	; RESTORE STACK TO ORIGINAL LOCATION	
A 9A B A 9 DF		TXS LDA	#ane	DOOMOT (ADDIE) FOR CADA MONITOR	
0 85 6B		STA	#ØDF PROMPT	; PROMPT (APPLE) FOR SARA MONITOR	
7 05 0E 7 2Ø D5FC		JSR	GETLNZ	; GET A LINE OF INPUT	
20 67F9	SCAN	JSR	ZSTATE	; SET REGULAR SCAN	
2Ø 2CF9	NXTINP	JSR	GETNUM	; ATTEMPT TO READ HEX BYTE	
84 7D		STY	YSAV	; STORE CURRENT INPUT POINTER	
AØ 12		LDY	#12	; 18 COMMANDS	
1 88	CMDSRCH	DEY			
) 3ØE5		BMI	MON	; GIVE UP IF UNRECOGNIZABLE	
1 D9 6CF9		CMP	CMDTAB, Y	; FOUND?	
DØF8		BNE	CMDSRCH	; NO KEEP LOOKING	
1 2Ø 5EF9		JSR	TOSUB	; PERFORM FUNCTION	
A4 7D		LDY	YSAV	; GET NEXT POINTER	
4C 15F9		JMP	NXTINP	; DO NEXT COMMAND	
 A2 ØØ	; GETNUM	עת.ד	#ØØ	· CIPAD A2	
86 76	GEINUM	LDX STX	#66 A2L	; CLEAR A2	
1 86 77		STX	A2H		
B1 7E	NXTCHR	LDA	(INBUF),Y		
C8		INY	12	; BUMP INDEX FOR NEXT TIME	
49 BØ		EOR	#ØBØ	,	
C9 ØA		CMP	#ØA	; TEST FOR DIGIT	
9006		BCC	DIGIT	; SAVE IT IF 1-9	
69 88		ADC	#88	; TEST FOR HEX A-F	
C9 FA		CMP	#ØFA		
9Ø2A		BCC	DIGRET		
A2 Ø3	DIGIT	LDX	#Ø3		
ØA		ASL	A		
ØA ØA		ASL	A		
DA DA		ASL	A A		
ØA	NXTBIT	ASL ASL	A A	; SHIFT HEX DIGITS INTO A2	
26 76	WIDII	ROL	A A2L	, SHILL HEN DIGILS INTO AC	
1 26 77		ROL	A2H		
CA		DEX			
1ØF8		BPL	NXTBIT	; SHIFTED ALL YET?	
1 A5 7C	NXTBAS	LDA	STATE		
DØØ6		BNE	NXTBS2	; IF ZERO THEN COPY TO A1,3	
1 B5 77		LDA	A2H,X		
95 75		STA	A1H,X		
1 95 79		STA	A3H,X		
E8	NXTBS2	INX	NUMBER		
FØF3 DØD4		BEQ BNE	NXTBAS		
PUBU 4 		DNL	NXTCHR		
ii	: SWITCH	ROUTINE F	FOR CHARACTER	3	
ii	, DATION I		ourmouth	•	
A9 FA	TOSUB	LDA	#ØFA	; PUSH ADDRESS OR FUNCTION	
9 48		PHA		; AND RETURN IT	
B9 7DF9		LDA	CMDVEC, Y		
48		PHA	• -		
1 A5 7C		LDA	STATE	; PASS MODE VIA ACC.	
AØ ØØ	ZSTATE	LDY	#ØØ		
1 84 7C		STY	STATE	; RESET STATE OF SCAN	
1 6Ø	DIGRET	RTS			
F96C	CMDTAB	.EQU	*	a an (a) ()	
: ØØ		.BYTE	ØØ	; G =GP (CALL) SUBROUTINE	
) Ø3		BYTE	Ø3	; J =JUMP (CONT) PROGRAM	
() Ø6		BYTE	Ø6	; M =MOVE MEMORY	
' EB		BYTE	ØEB	; R =READ DISK BLOCK	
S EC EE		BYTE	ØEC	; S =MEMORY SEARCH	
1 P.P.		.BYTE	ØEE ØEF	; U =USER FUNCTION ; V =VERIFY MEMORY BLOCKS	

F973 F974 F975 F976 F977			DVMD			
F975 F976	F' 1		BYTE	ØFØ	; W =WRITE DISK BLOCK	
F976			.BYTE	ØF1	; X =REPEAT COMMAND LINE	
			.BYTE	99	; SP =SPACE (BYTE SEPARATOR)	
			.BYTE	9B	; " =ASCII (HI BIT ON)	
F978			.BYTE	ØAØ 93	; ' =ASCII (HI BIT OFF) ; : =SET STORE MODE	
F9791			BYTE	ØA7	; =RANGE SEPARATOR	
F97A			BYTE	ØA8	; / =COMMAND SEPARATOR	
F97B			BYTE	95	; < =DEST/SOURCE SEPARATOR	
F97C	C6		.BYTE	ØC 6	; CR =CARRIAGE RETURN	
F97D		;				
F97D		CMDVEC	.EQU	*		
F97DI			.BYTE	9Ø	; GO-1	
F97E F97F			.BYTE	8E	; JUMP-1	
F98Ø			.BYTE	3F ØD3	; MOVE-1 ; READ-1	
F981			BYTE	Ø8	; SEARCH-1	
F982			.BYTE	8B	; USER-1	
F983			.BYTE	4E	; VRFY-1	
F984			.BYTE	ØD6	; WRTE-1	
F985			BYTE	2C	; REPEAT-1	
F986 F987			.BYTE	ØB7	; SPCE-1	
F987			.BYTE	1A 1C	; ASCII-1 ; ASCIIØ-1	
F989			.BYTE	ØCB	; SETMODE-1	
F98A			BYTE	ØCB	; SETMODE-1	
F98B			BYTE	ØAD	; SEP-1	
F98C	A4		BYTE	ØA4	; DEST-1	
F98D	39		.BYTE	39	; CRMON-1	
F98E		;				
F98E	D6 73	; ;	TNG	7.47	. DIMD 16 DIM DOLUMDDO	
F98E F99Ø		NXTA4	INC BNE	A4L	; BUMP 16 BIT POINTERS	
F992			INC	NXTA1 A4H		
F994		NXTA1	INC	AlL	; BUMP A1	
F996		*******	BNE	TSTA1	, 50.12 112	
F998			INC	A1H		
F99A			SEC		; IN CASE OF ROLL OVER	
F99B			BEQ	RETA1		
F99DI		TSTA1	LDA	AlL		
F99F			SEC	307		
F9AØ F9A2			SBC STA	A2L TEMP		
F9A4			LDA	A1H		
F9A6			SBC	A2H		
F9A8			ORA	TEMP		
F9AA			BNE	RETA1	; IF A1 LESS THAN OR EQUAL TO A2	
F9AC			CLC		; THEN CARRY CLEAR ON RETURN	
F9AD	6Ø	RETA1	RTS			
F9AE		į				
F9AE F9AE	18	; PRBYTE	РНА		; SAVE LOW NIBBLE	
F9AF		INDIIL	LSR	A	, SAVE DOW NIBBLE	
F9BØ			LSR	A	; SHIFT HI NIBBLE TO PRINT.	
F9B1			LSR	A	,	
F9B2	4A		LSR	A		
	2Ø B9F9		JSR	PRHEXZ		
F9B6			PLA			
F9B7		PRHEX	AND	#ØF	; STRIP HI NIBBLE	
F9B9		PRHEXZ	ORA	#ØBØ	; MAKE IT NUMERIC	
F9BB F9BD			CMP BCC	#ØBA PRHEX2	; IS IT >'9'	
F9BF			ADC	#Ø6	; MAKE IT 'A'-'F'	
	4C 39FC	PRHEX2	JMP	COUT	,	
F9C4		;		-		
F9C4	2Ø AEF9	PRBYCOL	JSR	PRBYTE		
F9C7		;				
F9C7		PRCOLON	LDA	#ØBA	; PRINT A COLON	
F9C9	DØF6		BNE	PRHEX2	; BRANCH ALWAYS	
F9CB	A 0 017	memoawith	T D.2	#47	. ANDICIDADE	
F9CB F9CD		TST8ØWID	LDA BIT	#Ø7 MODES	; ANTICIPATE ; TEST FOR 8Ø	
F9CF1			BVC	SVMASK	, ILDI FOR OW	
F9D1			LDA	#ØF		
F9D3		SVMASK	STA	MASK		
F9D5			RTS			
F9D6		;				
F9D6		A1PC	TXA		; TEST FOR NEW PC	
F9D7			BEQ	OLDPC		
F9D9		A1PC1	LDA	A1L,X		
F9DB			STA	PCL, X		
F9DD F9DE			DEX BPL	31 DC1		
F9EØI		OLDPC	RTS	A1PC1		
F9E1!	U.D.	·	V12			
F9E1	85 69	ASCII1	STA	MASK	; SAVE HI BIT STATUS	
	A4 7D	ASCII2	LDY	YSAV	; MOVE ASCII TO MEMORY	
			LDA	(INBUF),Y		
F9E5	D1 /L					

1/89 10:04		HL	:Apple ///:R	OM - Monitor	Page
C9 A2 DØØ5		CMP BNE	#ØA2 ASCII3	; ASCII " ? ; NOPE, CONTINUE.	
A5 69 1 1Ø32		LDA BPL	MASK BITON	; HE'S CHANGED MODES.	
6Ø		RTS			
C9 A7 DØØ5	ASCI13	CMP BNE	#ØA7 CRCHK	; ASCII ' ? ; NO, TEST FOR EOL.	
A5 69		LDA	MASK		
3Ø2D 6Ø		BMI RTS	BITOFF	; CHANGE MODES.	
 C9 8D	CRCHK	CMP	#8D	; END OF LINE?	
FØØ7	CKCIIK	BEQ	ASCDONE	; YES, FINISHED	
25 69 20 C3FA		AND JSR	MASK STOR1	; GO STORE IT!	
DØDB) CCDOVID	BNE	ASCI12	; DO NEXT.	
6Ø 	ASCDONE ;	RTS			
 B1 74	; SEARCH	TDA	/31T\ V	; LOAD SEARCH BYTE	
C5 7A	SEARCH	LDA CMP	(A1L),Y A4L	, LOAD SEARCH BITE	
DØØ6 2Ø 75FA		BNE JSR	SRCH1 PRINTA1	; DUMP MEMORY	
2Ø EFFC		JSR	CROUT		
2Ø 94F9 9ØEF	SRCH1	JSR BCC	NXTA1 SEARCH	; INCREMENT POINTER ; CONTINUE SEARCH	
6Ø		RTS	22.4.011	; RETURN	
 	;				
38	ASCII	SEC		; INDICATE HI ON.	
9Ø 18	ASCIIØ	.BYTE CLC	9Ø	; (BCC - NEVER TAKEN) ; INDICATE HI OFF	
AA	CKMDE	TAX		; SAVE STATE	
86 7C 49 BA		STX EOR	STATE #ØBA	; RETAIN STATE ; ARE WE IN STORE MODE?	
DØ7D		BNE	ERROR		
A9 FF BØB8	BITON	LDA BCS	#ØFF ASCII1	; SET HI BIT UNMASKED	
A9 7F	BITOFF	LDA	#7F	; MASK HI BIT	
1ØB4 2C ØØCØ	REPEAT	BPL BIT	ASCIII KBD	; ALWAYS BRANCHES ; REPEAT UNTIL KEYPRESS	
1003	1,22,2111	BPL	REPEAT1	, , , , , , , , , , , , , , , , , , , ,	
4C ØFFD 68	REPEAT1	JMP PLA	KEYIN	; CLEAN UP STACK	
68	LFA36	PLA	00331	•	
4C 12F9 	;	JMP	SCAN		
1	;	TOD	DI 1		
2Ø B4FA 4C Ø8F9	CRMON	JSR JMP	BL1 MONZ		
	<u>;</u>				
 2Ø 9DF9	MOVE	JSR	TSTA1	; TEST VALID RANGE	
BØ5D B1 74	MOVNXT	BCS	ERROR	; COMPARE BYTE FOR BYTE	
91 7A	MOVINAI	LDA STA	(A1L),Y (A4L),Y	·	
2Ø 8EF9 9ØF7		JSR BCC	NXTA4 MOVNXT	; BUMP BOTH A1 AND A4	
6Ø		RTS	HOVIMI	; ALL DONE WITH MOVE	
1	:				
2Ø 9DF9	VRFY	JSR	TSTA1	; TEST VALID RANGE	
BØ4E B1 74	VRFY1	BCS LDA	ERROR (A1L),Y	; COMPARE BYTE FOR BYTE	
D1 7A	**	CMP	(A4L),Y	; MATCH?	
FØØ6 2Ø 66FA		BEQ JSR	VRFY2 MISMATCH	; YES, DO NEXT. ; PRINT BOTH BYTES	
2Ø EFFC	Immuo	JSR	CROUT	; GOTO NEWLINE	
2Ø 8EF9 9ØEF	VRFY2	JSR BCC	NXTA4 VRFY1	; BUMP BOTH A1 AND A4	
i 6Ø		RTS		; VERIFY DONE.	
 A5 7B	; MISMATCH	LDA	А4Н	; PRINT ADDRESS OF A4	
2Ø AEF9 A5 7A		JSR LDA	PRBYTE A4L		
2Ø C4F9		JSR	PRBYCOL	; OUTPUT A COLON FOR SEPARATOR	
B1 7A 2Ø 84FA		LDA JSR	(A4L),Y PRBYTSP	; AND THE DATA ; PRINT THE BYTE AND A SPACE	
2Ø 87FA	PRINTA1	JSR	PRSPC	; LEAD WITH A SPACE	
A5 75 20 AEF9		LDA JSR	A1H PRBYTE	; OUTPUT ADDRESS A1	
A5 74		LDA	AlL		
2Ø C4F9 B1 74	PRA1BYTE	JSR LDA	PRBYCOL (A1L), Y	; SEPARATE WITH A COLON ; PRINT BYTE POINTED TO BY A1	
2Ø AEF9	PRBYTSP	JSR	PRBYTE	·	
A9 AØ 4C 39FC	PRSPC	LDA JMP	#ØAØ COUT	; PRINT A SPACE ; END VIA OUTPUT ROUTINE.	
1	;	OFF		, END VIA COIFOI ROCIINE.	
4C 58Ø3	USER	JMP	USERADR		

10/31/89 10:04		Page 6			
'A8F 68 'A9Ø 68	JUMP	PLA PLA		; LEAVE STACK WITH NOTHIN' ON IT.	
A91 2Ø D6F9	GO	JSR	A1PC	; STUFF PROGRAM COUNTER	
'A94 6C 72ØØ		JMP	@PCL	; JUMP TO USER PROG.	
'A97!	;				
A97 FA97	RWERROR	.EQU	*	; PRINT ERROR NUMBER	
'A97 20 AEF9 'A9A A9 A1		JSR LDA	PRBYTE #ØA1	; PRINT THE OFFENDER ; FOLLOWED BY A "!"	
A9C 2Ø 39FC		JSR	COUT	, rollowed by in .	
A9F 2Ø Ø7FD	ERROR2	JSR	NOSTOP	; OUTPUT A CARRIAGE RETURN (NO STOPLST)	
AA2 4C Ø4F9	ERROR	JMP	MON		
'AA5	;		207	CODY 10 MO 14 DOD DECENDED OF	
'AA5 A5 76 'AA7 85 7A	DEST	LDA STA	A2L A4L	; COPY A2 TO A4 FOR DESTINATION OP	
AA7 65 7A 'AA9 A5 77		LDA	A2H		
AAB 85 7B		STA	A4H		
AAD 60		RTS			
'AAE	<u>;</u>			ATTITUTE OF OTHER ATTITUTE OF DIVING	
AAE 2Ø B8FA	SEP	JSR	SPCE	; SEPARATOR TEST STORE MODE OR DUMP.	
'AB1 98 'AB2 FØ1D		TYA BEQ	SETMDZ	; ZERO MODE. ; BRANCH ALWAYS	
AB2 1910	:	DEQ	SBINDA	, Digition righting	
AB4 C6 7D	BL1	DEC	YSAV	; TEST FOR NO LINE	
AB6 FØ45		BEQ	DUMP 8	; IF NO LINE, GIVEM A ROW OF BYTES	
AB8 CA	SPCE	DEX	CEMMO	; TEST IF AFTER ANOTHER SPACE	
AB9 DØ16		BNE CMP	SETMDZ #ØBA	; STORE MODE?	
ABB C9 BA ABD DØ4B		BNE	TSTDUMP	, STORE HODE.	
ABF 85 7C	STOR	STA	STATE	; KEEP IT IN STORE STATE	
AC1 A5 76		LDA	A2L	; GET BYTE TO BE STORED	
AC3 91 78	STOR1	STA	(A3L),Y	; PUT IT IN MEMORY.	
AC5 E6 78		INC	A3L	; BUMP POINTER	
AC7 DØØ2 AC9 E6 79		BNE INC	DUMMY A3H		
ACB 60	DUMMY	RTS	Aon	; ALSO USED FOR '/' TO CLEAR MODE	
FACC	;	KIS		, Albo oblir for , To olim floor	
ACC A4 7D	SETMODE	LDY	YSAV	; USE INPUT CHARACTER	
ACE 88		DEY			
FACF B1 7E		LDA	(INBUF),Y	; TO SET MODE	
AD1 85 7C	SETMDZ	STA	STATE		
AD3 6Ø AD4!	•	RTS			
FAD4 A9 Ø1	READ	LDA	#Ø1	; GET DISK COMMAND TO READ	
AD6 2C		BYTE	2C	; DUMMY BIT TO SKIP 2 BYTES	
TAD7 A9 Ø2	WRTE	LDA	#Ø2	; SET DISK COMMAND TO WRITE	
AD9 85 87	SAVCMD	STA	IBCMD		
FADB A5 74 FADD 85 85	RWLOOP	LDA STA	AlL IBBUFP	; COMMAND FORMAT IS	
FADF A5 75		LDA	AlH	; BLOCKNUMBER <address address<="" end="" td=""><td></td></address>	
FAE1 85 86		STA	IBBUFP+1	,	
FAE3 A6 7B		LDX	A4H	; SEND BLOCK NUMBER VIA X & A	
FAE5 A5 7A		LDA	A4L		
FAE7 78		SEI	DI OGULO	; NO INTERRUPTS WHILE IN MONITOR	
FAE8 20 79F4 FAEB BOAA		JSR BCS	BLOCKIO RWERROR	; DO DISKO FEVER ; GIVE UP IF ERROR ENCOUNTERED	
FAED E6 7A		INC	A4L	; BUMP BLOCK NUMBER	
AEF DØØ2		BNE	NOVER	, 2011	
FAF1 E6 7B		INC	A4H		
FAF3 E6 75	NOVER	INC	A1H	; BUMP RAM ADDRESS BY 512 BYTES	
AF5 E6 75		INC	AlH	י שבכש בטס בואוכטבט	
FAF7 2Ø 9DF9 FAFA 9ØDF		JSR BCC	TSTA1 RWLOOP	; TEST FOR FINISHED ; NOT DONE, DO NEXT BLOCK	
FAFC 60		RTS	MILOUE	, not bond, by name basen	
FAFD	;				
AFD A5 75	DUMP8	LDA	A1H		
FAFF 85 77		STA	A2H	OPE WIDEN MACK INTO 300	
FBØ1 2Ø CBF9		JSR	TST8ØWID	; GET WIDTH MASK INTO ACC	
FBØ4 Ø5 74 FBØ6 85 76		ORA STA	A1L A2L		
BØ81 DØØ6		BNE	DUMPØ	; BRANCH ALWAYS	
BØA I	;				
BØA 4A	TSTDUMP	LSR	Α	; DUMP?	
BØB BØ95	ERROR1	BCS	ERROR	. CEM EOD EIMUED OM OD AM COLUMNS	
BØD: 20 CBF9 B10 A5 74	DUMP DUMPØ	JSR LDA	TST8ØWID All	; SET FOR EITHER 80 OR 40 COLUMNS	
B12 85 7A	שיויויטע	STA	A1L A4L		
B14 A5 75		LDA	AlH		
B16 85 7B		STA	A4H		
FB18 2Ø 9DF9		JSR	TSTA1	; TEST FOR VALID RANGE	
FB1B BØEE	Den	BCS	ERROR1	. DDING ADDRESS AND DIDES DUMP	
FB1D 2Ø 75FA	DUMP1	JSR	PRINTA1	; PRINT ADDRESS AND FIRST BYTE	
FB20 20 94F9 FB23 B010	DUMP2	JSR BCS	NXTA1 DUMPASC	; END WITH ASCII	
B25 A5 74		LDA	All	; TEST END OF LINE	
FB27 25 69		AND	MASK	; FOR 4Ø/8Ø COLUMN	
B29 DØØ5		BNE	DUMP 3		
FB2B 2Ø 35FB		JSR	DUMPASC		
FB2E DØED		BNE	DUMP 1	; BRANCH ALWAYS ; GO PRINT NEXT BYTE AND A SPACE	
FB3Ø 2Ø 82FA	DUMP3	JSR	PRA1BYTE	- GO PRINI NEAT BILL AND A SPACE	

PRINCE 1974 1974 1975	10/31/89 10:04		ROM - Monitor Pag		
Jan	FB37 85 74 FB39 A5 7B	; DUMPASC	STA LDA	A1L A4H	; RESET TO BEGINNING OF LINE
SEA SEA	FB3D 2Ø 87FA FB4Ø AØ ØØ	ASC1	JSR LDY	PRSPC #ØØ	
PROF. 20 39FC	FB46 C9 AØ FB48 BØØ2		CMP BCS	#ØAØ ASC2	; TEST FOR CONTROL CHARACTERS ; OK TO PRINT NON CONTROLS
PRINCE DEFC ASC3	FB4C 2Ø 39FC FB4F 2Ø 8EF9 FB52 BØØ6 FB54 A5 74	ASC2	JSR JSR BCS LDA	COUT NXTA4 ASC3 A1L	; PUT IT OUT ; BUMP BOTH A1 AND A4 ; FINISHED
FESDI AD 30C0 SEC INDICATE 80 COLUMNS FESDI AD 30C0 SCT 80 COLUMN MODE FESDI AD 30C0 SCT 80 COLUMN MODE FESDI AD 30C0 SCT 80 COLUMN MODE FESDI AD 50C0 SCT 80 COLUMN MODE SCT 80 COLUMN MODE FESDI AD 50 COLUMN MODE FESDI AD	FB58 DØE6 FB5A 4C EFFC FB5D		BNE	ASC1	; NOT DONE, PRINT NEXT
The column Section S	FB5D 38 FB5E AD 53CØ FB61 BØØ4	; COL8Ø	LDA		; GOTO 8Ø COLUMN MODE
BROWLED BROW	FB63 18 FB64 AD 52CØ FB67 A5 68		LDA LDA	MODES	; GOTO 40 COLUMN MODE
FB73 29 Ag	FB6B BØØ2 FB6D 29 BF FB6F 85 68	SET8ØA	BCS AND STA	SET8ØA #ØBF MODES	; AND BRANCH IF IT IS ; BUT FIX FOR 40 IF NOT
SET 808	FB73 29 AØ FB75 85 66 FB77 BØØ2		AND STA BCS	#ØAØ FORGND SET8ØB	; (BIT 7 SETS NORMAL/INVERSE) ; AGAIN ASSUMES 8Ø COLUMNS
STA CH STA CH STA CH STA CH STA CV	FB7B 85 67 FB7D FB7D A5 58	;	STA LDA	BKGND	
PHA	FB81 A5 5A FB83 85 5D	•	LDA	WINTOP	; NOW DROP INTO CLEAR END OF PAGE
CLEOP1	PB85 A5 5C PB87 48 PB88 A5 5D PB8A 48	CLEOP	PHA LDA PHA	CV	; SAVE CURRENT CURSOR POSITION
PROPERTY SEC	FB8E 20 A2FB FB91 A5 58 FB93 85 5C	CLEOP1	JSR LDA STA	CLEOL LMARGIN CH	
STA	FB98 9ØF4 FB9A 68 FB9B A8		BCC PLA TAY		
CLEOL LDA CH CLEOL CLEOL LDA CH CLEOL	FB9D 85 5C FB9F 98 FBAØ BØ23	_	STA TYA		; GET OLD CV IN ACC AGAIN
BAS 9065	PBA2 A5 5C PBA4 4C 89FC PBA7	;	JMP	CLEOL1	; CLEAR TO END OF LINE FIRST
SEC 20 D7FB	"BA9 9065 "BAB C9 8D "BAD D03A "BAF 20 A2FB	TSTCR	BCC CMP BNE	DISPLAYX #8D TSTBACK	; IF CARRIAGE RETURN THEN NEW LINE
DEC	FBB2 20 D7FB FBB5 4C 16FC FBB8 FBB8	;	JMP	NXTLIN	; RESET CURSOR AND GOTO NEXT LINE (CARRY IS SET) ; THEN GOTO THE NEXT LINE.
SEC SEC	TBBA C6 5D TBBC C5 5A TBBE DØØ2	CURUP	DEC CMP BNE	CV WINTOP CURUP1	; ANTICIPATE 'NOT' TOP ; IT'S NOT TOP, CONTINUE
**************************************	BC2 38 BC3 E9 Ø1 BC5 85 5D	SETCV	SEC SBC STA	#ø1 CV	; DECREMENT BY ONE
TBCB 24 68 CURIGHT BIT MODES ; TEST FOR 80 OR 40 TBCD 7002 BVS RIGHT1	BC7 FBC7 BC7 A5 5D BC9 104E		.EQU LDA	* CV	
BCF E6 5C INC CH	BCB 24 68 BCD 7ØØ2	; CURIGHT	BVS	RIGHT1	; TEST FOR 8Ø OR 4Ø

	/89 10:04	***		J.Apple ///.N	ROM - Monitor Page
	A5 5C C5 59		LDA CMP	CH RMARGIN	; TEST FOR NEW LINE
	A5 58	SETCHZ	LDA	LMARGIN	; JUST IN CASE WE HAVE.
9	9Ø5D		BCC	CTRLRET	
	85 5C	SETCVH	STA	CH OWN FOR WRAP I	; CURSOR AT START OF NEXT LINE
D I		; DROP INI	TO CURDO	WN FOR WRAP	AROUND
	E6 5D	CURDOWN	INC	CV	; MOVE CURSOR DOWN ONE LINE
	A5 5D		LDA	CV	; ANTICIPATE NOT BOTTOM
	C5 5B 9ØE2		CMP BCC	WINBTM	; TEST FOR BOTTOM
	A5 5A		LDA	CURDN1 WINTOP	
	BØDC		BCS	SETCV	; BRANCH ALWAYS
9		;			
	C9 88 DØ5D	TSTBACK	CMP	#88	; BACKSPACE?
	24 68	CURLEFT	BNE BIT	TSTBELL MODES	; TEST FOR FOURTY OR EIGHTY MODE
	7ØØ2		BVS	LEFT8Ø	,
	C6 5C		DEC	CH	
	C6 5C	LEFT8Ø	DEC	CH	
	3ØØ6 A5 5C		BMI LDA	LEFTUP CH	; TEST FOR WRAP AROUND
	C5 58		CMP	LMARGIN	, Indi tok wat intoks
	1Ø3B		BPL	CTRLRET	
	2Ø B8FB	LEFTUP	JSR	CURUP	
	A5 59 85 5C		LDA STA	RMARGIN CH	; SAVE NEW CURSOR POSITION
	DØE7		BNE	CURLEFT	; BRANCH ALWAYS
16 j		;			·
	C9 AØ	COUT2	CMP	#ØAØ	; IS IT CONTROL CHARACTER
	9Ø9D 24 68		BCC BIT	CONTROL MODES	; TEST FOR INVERSE
	3ØØ2		BMI	DISPLAYX	; NO PUT IT OUT
	29 7F		AND	#7F	; STRIP HI BIT
	2Ø 9DFC	DISPLAYX	JSR	DISPLAY	
3	20 CDED	;	TCD	CUDICUM	- MOVE CURCOR RICHE
	2Ø CBFB BØ43	INCHORZ NXTLIN	JSR BCS	CURIGHT SCROLL	; MOVE CURSOR RIGHT ; IT'S BOTTOM, RESET CH=Ø AND SCROLL
8		***************************************	RTS	BOTTOLL	; RESET CH ONLY
91		;			
91		BASCALC1	PHP		; CALC BASE ADR IN BAS4L,H
A B			PHA LSR	A	; FOR GIVEN LINE NO.
	29 Ø3		AND	#ø3	; Ø<=LINE NO.<\$17
Εl	Ø9 Ø4		ORA	#Ø4	; ARG=ØØØABCDE, GENERATE
	85 5F		STA	BAS4H	; BAS4H=000001CD
	49 ØC 85 61		EOR STA	#ØC BAS8H	
26			PLA	DASON	; AND
	29 18		AND	#18	BAS4L=EABABØØØ
	9ØØ2		BCC	BSCLC2	
	69 7F 85 5E	DCCI C2	ADC	#7F	
F		BSCLC2	STA ASL	BAS4L A	
øi			ASL	A	
	Ø5 5E		ORA	BAS4L	
	85 5E		STA	BAS4L	- CAME FOR DACE 3
35 37	85 6Ø 28		STA PLP	BAS8L	; SAME FOR PAGE 2
88		CTRLRET	RTS		
39 j		;			
391		COUT	PHA	mn.e	; SAVE CHARACTER
	84 6D 86 6C		STY STX	TEMPY TEMPX	
	2Ø 47FC		JSR	COUT1	
11	A4 6D		LDY	TEMPY	
	A6 6C		LDX	TEMPX	
15 16			PLA		
	6C 6EØØ	COUT1	RTS JMP	@CSWL	; NORMALLY COUT1
A		;			,
	C9 87	TSTBELL	CMP	#87	; BELL?
	DØØ4	perr	BNE	LNFD	; NO TEST FOR FORM FEED
1E 51	AE 4ØCØ	BELL	LDX RTS	ØCØ4Ø	; SOUND BELL
	C9 8A	LNFD	CMP	#8A	; LINE FEED?
54	DØE2		BNE	CTRLRET	
	2Ø DDFB		JSR	CURDOWN	; MOVE CURSOR DOWN A LINE
59 5B	9ØDD		BCC	CTRLRET	; BRANCH IF NO SCROLL NECESSARY.
	A5 5A	; SCROLL	LDA	WINTOP	; START WITH TOP LINE
5D		55	PHA		; SAVE IT FOR NOW
5E	2Ø C5FB		JSR	SETCV	; GET BASCALC FOR THIS LINE
	A2 Ø3	SCRL1	LDX	#Ø3	; MOVE CURRENT BASCALC AS DESTINATION
	B5 5E 95 58	SCRL2	LDA STA	BAS4L,X TBAS4L,X	; (TEMPORARY BASE ADDR.)
			DEX	TDM94L,A	' ITHE OUDUI DON' I
57 I	~				
57 58	1ØF9		BPL	SCRL2	

10/5	1/89 10:04		HI):Apple ///:R0	OM - Monitor	Page
	69 Ø1		ADC	#Ø1	; CALCULATE SOURCE LINE.	
	C5 5B		CMP	WINBTM	; IS IT THE LAST LINE?	
	BØ15		BCS	LASTLN	; YES, CLEAR IT	
C721	2Ø C5FB		PHA	CEMCV	; SAVE AS NEXT DESTINATION LINE ; GET BASE ADDR FOR SOURCE LINE	
	A5 59		JSR LDA	SETCV RMARGIN	; GET BASE ADDR FOR SOURCE LINE ; MOVE SOURCE TO DESTINATION	
'C78			LSR	A	; DIVIDE BY 2	
C79			TAY	••	, 51,155 51 5	
C7A		SCRL3	DEY		; DONE YET	
	3ØE4		BMI	SCRL1	; YES, DO NEXT LINE	
	B1 5E		LDA	(BAS4L),Y		
	91 58		STA	(TBAS4L),Y		
	B1 6Ø 91 64		LDA	(BAS8L),Y		
	9ØF3		STA BCC	(TBAS8L),Y SCRL3	- DDANGU ATWAVE	
	A5 58	LASTLN	LDA	LMARGIN	; BRANCH ALWAYS ; BLANK FILL THE LAST LINE	
C89		CLEOL1	LSR	A	; DIVIDE BY 2	
C8A			TAY		•	
	BØØ4		BCS	CLEOL2		
	A5 66		LDA	FORGND	; (NORMALLY A SPACE)	
	91 5E		STA	(BAS4L),Y		
	A5 67	CLEOL2	LDA	BKGND	; (IF 8Ø COLUMNS, ALSO A SPACE)	
	91 6Ø		STA	(BAS8L),Y		
C95			INY		MICH FOR EVE OF TAXE	
C961			TYA	λ.	; TEST FOR END OF LINE	
	C5 59		ASL CMP	A RMARGIN	; MULT BY 2 AGAIN	
	9ØED		BCC	CLEOL1	; CONTINUE IF MORE TO DO.	
C9C			RTS		; ALL DONE.	
C9DI		;				
C9DI	24 68	DISPLAY	BIT	MODES	; TEST FOR 4Ø OR 8Ø	
C9F1	7øøc		BVS	DSPL8Ø	; STORE THE SINGLE CHARACTERS AND RETURN	
	46 5C		LSR	CH	; INSURE PROPER 4Ø COLUMN DISPLAY	
	Ø6 5C		ASL	CH	; BY DROPPING BIT Ø	
	2Ø ADFC		JSR	DSPL8Ø	; DISPLAY IN \$400 PAGE.	
	A5 67	Dennyeva	LDA	BKGND	; ALSO SET BACKGROUND COLOR	
	91 6Ø	DSPBKGND	STA	(BAS8L),Y		
CAC	660	_	RTS			
CAD	4.8	DSPL8Ø	РНА		; PRESERVE CHARACTER	
	A5 5C	D31 100	LDA	СН	; DETERMINE WHICH PAGE	
CBØ			LSR	A	, DETERMINE WHICH PAGE	
CB1			TAY			
CB2	68		PLA			
	BØF5		BCS	DSPBKGND	; BRANCH IF \$900 PAGE	
	91 5E		STA	(BAS4L),Y		
CB7	6Ø		RTS			
CB81	B1 7E	; NOTCR	IDA	/TNDITE! V	• ECHO CHADACTED	
	2Ø 39FC	NOICK	LDA JSR	(INBUF),Y COUT	; ECHO CHARACTER	
	C9 88		CMP	#88	; BACKSPACE	
	FØ1D		BEQ	BKSPCE	, pueror neg	
CC1	C9 98		CMP	#98	; CANCEL?	
CC31	FØØ8		BEQ	CANCEL		
	E6 8Ø		INC	TEMP		
	A5 8Ø		LDA	TEMP		
	C9 5Ø		CMP	#INBUFLEN	VO (IDAD ADOVE	
	DØ17	A3316	BNE	NXTCHAR	; NO WRAP AROUND ALLOWED.	
	A9 DC	CANCEL	LDA	#ØDC	; OUTPUT BACKSLASH	
	2Ø 39FC		JSR	COUT		
	2Ø EFFC FCD5	GETLNZ	JSR .EQU	CROUT *		
	A5 6B	GET LNZ GET LN	LDA	PROMPT		
	2Ø 39FC	221211	JSR	COUT		
	AØ Ø1		LDY	#Ø1		
CDC	84 8Ø		STY	TEMP	; START AT BEGINNING OF INBUF	
CDE	A4 8Ø	BKSPCE	LDY	TEMP		
	FØF3		BEQ	GETLN		
	C6 8Ø	***	DEC	TEMP	; BACK UP INPUT BUFFER	
	2Ø 6ØFD	NXTCHAR	JSR	RDCHAR	; GET INPUT	
	A4 8Ø		LDY	TEMP		
	91 7E C9 8D		STA	(INBUF),Y		
	DØC9		CMP BNE	#8D NOTCR		
	FCEF	CROUT	.EQU	MOICK *		
	2C ØØCØ	51.001	BIT	KBD	; TEST FOR START/STOP	
	1Ø13		BPL	NOSTOP		
	2Ø 2EFD		JSR	KEYIN3	; READ KBD	
CF7	C9 AØ		CMP	#ØAØ	; IS IT A SPACE?	
	FØØ7		BEQ	STOPLST	; YES, PAUSE TIL NEXT KEYPRESS.	
	C9 89		CMP	#89	; QUIT THIS OPERATION	
	DØØ8		BNE	NOSTOP	; NO, IGNORE THIS KEY.	
	4C 9FFA		JMP	ERROR2	; YES, RESTART	
	AD ØØCØ	STOPLST	LDA	KBD		
	1ØFB	Moomon	BPL	STOPLST		
	A9 8D	NOSTOP	LDA TMD	#8D		
DØCI	4C 39FC		JMP	COUT		
	6C 7ØØØ	; RDKEY	JMP	@KSWL		
ייטאכן				CAL-1744		

0/31/89 10:04		HD	:Apple ///:R	OM - Monitor	Page 1
DØF A9 7F	KEYIN	LDA	#7F	; MAKE SURE FIRST IS CURSOR	
D11 85 63		STA	TBAS4H	CO DELD CODEDY	
D13 2Ø 88FD	VEVINI	JSR	PICK	; GO READ SCREEN	
D16 48 D17 20 35FD	KEYIN1	PHA	WINGSTO	; SAVE CHR AT CURSOR POSITION	
D17 20 33FD D1A B008		JSR	KEYWAIT	; TEST FOR KEYPRESS	
D1C A5 69		BCS LDA	KEYIN2 CURSOR	; GO GET IT ; GIVE THEM AN UNDERSCORE FOR A TIME	
DIE 2Ø 9DFC		JSR	DISPLAY	, GIVE THEM AN UNDERSCORE FOR A TIME	
D21 2Ø 35FD		JSR	KEYWAIT	; GO SEE IF KEYPRESSED	
D24 68	KEYIN2	PLA	KEIWAII	, GO SEE IT RETERESSED	
D25 Ø8	RETINZ	PHP		; SAVE KEYPRESS STATUS	
D26 48		PHA		, SAVE REITRESS STATOS	
D27 2Ø 9DFC		JSR	DISPLAY		
D2A 68		PLA	DISCLIAL		
D2B 28		PLP			
D2C 9ØE8		BCC	KEYIN1		
D2E AD ØØCØ	KEYIN3	LDA	KBD	; READ KEYBOARD	
D31 2C 1ØCØ	KEYIN4	BIT	KBDSTRB	; CLEAR KEYBOARD STROBE	
D34 6Ø		RTS			
D35 E6 58	KEYWAIT	INC	TBAS4L	; JUST KEEP COUNTING	
D37 DØØ9		BNE	KWAIT2	, vvai near vvanimo	
D39 E6 63		INC	TBAS4H		
D3B A9 7F		LDA	#7F	; TEST FOR DONE	
D3D 18		CLC		,	
D3E 25 63		AND	TBAS4H		
D4Ø FØØ5		BEQ	KEYRET	; RETURN IF TIMED OUT	
D42 ØE ØØCØ	KWAIT2	ASL	KBD	,	
D45 9ØEE	WALLE	BCC	KEYWAIT		
D47 6Ø	KEYRET	RTS			
D48	;				
D48	· .				
D48 FD48	ÉSC3	.EQU	*		
D48 2Ø 77FD	2003	JSR	GOESC		
D4B A5 68	ESCAPE	LDA	MODES	; SET TO + SIGN FOR CURSOR MOVES	
D4D 29 8Ø	EDCIAL D	AND	#8Ø	, SET TO . STOR TOR CORSOR HOVES	
D4F 49 AB		EOR	#ØAB		
D51 85 69		STA	CURSOR		
D53 2Ø ØCFD	ESC1	JSR	RDKEY	; READ NEXT CHARACTER	
D56 AØ Ø8	2001	LDY	#Ø8	; TEST FOR ESCAPE COMMAND	
D58 D9 FØFF	ESC2	CMP	ESCTABL, Y	, 1001 1011 2001110 001111110	
D5B FØEB	2002	BEQ	ESC3		
D5D 88		DEY	БОСЭ		
D5E 1ØF8		BPL	ESC2	; LOOP TIL FOUND OR DONE	
D6ØI	:	21.13	DOCE	, not ith rooms on some	
D6Ø A9 8Ø	RDCHAR	LDA	#8Ø	; GO READ A CHARACTER	
D62 25 68		AND	MODES	, 55 1222 11 5332111	
D64 85 69		STA	CURSOR	; SAVE STANDARD CURSOR	
D66 2Ø ØCFD		JSR	RDKEY	,	
D69 C9 9B		CMP	#9B	; ESCAPE CHARACTER?	
D6B FØDE		BEQ	ESCAPE	,	
D6D C9 95		CMP	#95	; FORWARD COPY?	
D6F DØD6		BNE	KEYRET	, 101,111,12	
D71 2Ø 88FD		JSR	PICK	; GET CHARACTER FROM SCREEN	
D74 Ø9 8Ø		ORA	#8Ø	; SET TO NORMAL ASCII	
D76 6Ø		RTS	,, 0.2	, 221 10 11011111 110011	
D771	•	*****			
D77 A9 FB	GOESC	LDA	#ØFB		
D79 48		PHA			
D7A B9 7FFD		LDA	ESCVECT, Y		
D7D 48		PHA	,		
D7E 6Ø		RTS			
D7F A1	ESCVECT	BYTE	ØA1	; CLEOL-1	
D8Ø 84		BYTE	84	; CLEOP-1	
D81 7C		BYTE	7C	; CLSCRN-1	
D82 62		BYTE	62	; COL4Ø-1	
D83 5C		BYTE	5C	; COL8Ø-1	
D84 EC		BYTE	ØEC	; CURLEFT-1	
D85 CA		BYTE	ØCA	; CURIGHT-1	
D86 DC		BYTE	ØDC	; CURDOWN-1	
D87 B7		BYTE	ØB7	; CURUP-1	
D88	:				
D88 A5 5C	PICK	LDA	CH	; GET A CHARACTER AT CURRENT CURSOR P	OSITION
D8A 4A		LSR	A	; DETERMINE WHICH PAGE.	
D8B A8		TAY			
D8C 24 68		BIT	MODES	; AND IF 8Ø COLUMN MODE	
D8E 5ØØ5		BVC	PICK4Ø	; FORGET CARRY IF 40 COLUMNS	
D9Ø 9ØØ3		BCC	PICK4Ø	; GET CHARACTER FROM \$400	
D92 B1 6Ø		LDA	(BAS8L),Y	• • •	
D94 6Ø		RTS			
D95 B1 5E	PICK4Ø	LDA	(BAS4L),Y		
D97 6Ø		RTS			
D98	;				
D98 FD98	CLDSTRT	.EQU	*		
D98 A9 Ø3	CLUBINI	LDA	#Ø3		
D9A 8D DØFF		STA	ØFFDØ	; ZERO PAGE IS ON 3!	
D9D FD9D	SETUP	.EQU	*	, 1210 1102 10 01 01	
	51101	CLD		; OF COURSE!	
COULT US			#Ø3	, or country.	
D9D D8 D9E A2 Ø3 DAØ 86 7F		LDX STX	INBUF+1		

10/3	1/89 10:04	HD:Apple ///:ROM - Monitor					
FDA8 FDAB FDAD FDB2 FDB3 FDB5 FDB7 FDB9 FDBB FDBB FDBD FDBF FDBF	9D CAFF BD B4FF 95 6E BD B8FF 95 58 CA 1ØED 85 82 A9 AØ 85 7E A9 6Ø 85 81 A9 FF 85 68 2Ø 63FB		STA LDA STA LDA STA DEX BPL STA LDA STA LDA STA LDA STA	ØFFCA, X HOOKS, X CSWL, X VBOUNDS, X LMARGIN, X SETUP1 IBDRVN #ØAØ INBUF #6Ø IBSLOT #ØFF MODES	; INPUT BUFFER AT \$3AØ		
FDC6 FDC6 FDC6 FDC6 FDC6 FDC6 FDC6 FDC6 FDC6 FDC6 FDC6 FDC6	ØØAØ ØØA1 ØØA2 ØØA3 ØØA4 ØØCØ CØDB CØDA FFEC FFED	ADR CPORTL CPORTH CTEMP CTEMP CTEMP TEMP ROWTEMP CWRTON CWRTOFF CB2CTRL CB2INT	JSR EQU EQU EQU EQU EQU EQU EQU EQU EQU EQ	ØAØ ADR ADR+1 ADR+2 ADR+3 ADR+4 ADR+2Ø ØCØDB ØCØDB ØCØDA ØFFEC	; SET 4Ø COLUMNS, CLEAR SCREEN		
FDC6 FDC8 FDCA FDCC FDCE FDDØ FDD2	A9 78 85 AØ A9 Ø8 85 A1 A9 FØ 85 A4 A9 ØØ	GENENTR	LDA STA LDA STA LDA STA LDA	#78 CPORTL #Ø8 CPORTH #ØFØ YTEMP #ØØ	; INIT SCREEN INDX LOCATIONS ; SET UP INDEX TO CHRSET		
FDD7 FDD8 FDDA	95 CØ E8 EØ 2Ø DØF9 A9 Ø5 18	ZIPTEMPS	TAX STA INX CPX BNE LDA CLC PHP PHA	ROWTEMP, X #2Ø ZIPTEMPS #Ø5	; FAKE THE FIRST BIT PATTERN ; (PHANTOM 9TH BIT SHIFTED AS BIT Ø)		
FDE1 FDE3 FDE5 FDE7 FDE8 FDEA FDEB	86 A2 AØ Ø7 A6 A2 8A 91 AØ E8	GENASC GASCI1 GASCI2 GASCI3	STX LDY LDX TXA STA INX DEY BMI	CTEMP #Ø7 CTEMP (CPORTL),Y	; GENERATE THE ASCII ; CODES FOR THE FIRST PASS ; \$XXF=CHR Ø / 4 ; \$XXE=CHR 1 / 5 ; \$XXD=CHR 2 / 6 ; \$XXC=CHR 3 / 7		
FDFØ FDF2 FDF4 FDF7 FDF9 FDFB	CØ Ø3 DØF5 FØF1 2Ø 99FE BØØ8 C9 ØA DØE6 A2 24	GASCI4	CPY BNE BEQ JSR BCS CMP BNE LDX	#Ø3 GASCI3 GASCI2 NXTPORT CBYTES #ØA GASCI1 #24	; \$XXB=CHR Ø / 4 ; \$XXA=CHR 1 / 5 ; \$XX9=CHR 2 / 6 ; \$XX8=CHR 3 / 7 ; GO DECODE CHARACTER TABLE ; SECOND SET OF 4?		
FEØ1 FEØ2 FEØ3		CBYTES	BNE PLA PLP LDX LDY	GENASC	; BRANCH ALWAYS ; RESTORE BIT PATTERN ; (4 CHARACTES OF 6 ROWS)		
FEØ7 FEØ9 FEØA FEØC FEØC FEEC FE12 FE14 FE17 FE18 FE18 FE18 FE18 FE18 FE18 FE18 FE18 FE18 FE18 FE18 FE18 FE22 FE25	36 C4 ØA DØØE 84 A2 C6 A4 FØ16 A4 A4 B9 C4FE 2A A4 A2 B8 DØEA CA LØE5 Ø8 48 2Ø 28FE 4C Ø1FE	CSHFT	ROL ASL BNE STY DEC BEQ LDY LDA ROL LDY BNE DEY BNE DEX BPL PHP PHA JSR JMP	#05 ROWTEMP+4,X A SHFTCNT CTEMP YTEMP DONE YTEMP CHRSET-1,Y A CTEMP CSHFT CCOLMS STORCHRS CBYTES	; (FIVE COLUMNS) ; BREAK BYTE INTO ; 5 BIT GROUPS ; BRANCH IF MORE BITS IN THIS BYTE ; (NOTE. CARRY IS SET) ; BRANCH IF ALL DONE ; GET CHARACTER TABLE INDEX ; (CARRY KEEPS BYTE NON-ZERO UNTIL ALL 8 ARE ; ARE SHIFTED) ; RESTORE COLUMN COUNT ; GOT ALL FIVE BITS? ; NO, DO NEXT ; ALL ROWS DONE ; NO, DO NEXT ; SAVE REMAINING BIT PATTERN AND CARRY ; MOVE EM TO NON DISPLAYED VIDEO AREA		
FE28		; DONE	JMP .EQU	CBYTES *			
FE28 FE28	A2 1F AØ ØØ	; STORCHRS STORSET	LDX LDY	#1F #ØØ	; MOVE CHARACTER PATTERNS TO VIDEO AREA		

10/31/89	9 10:04		HD	:Apple ///:R0	OM - Monitor	Page 1
FE2C B5 FE2E ØA FE2F 29 FE31 91 FE33 CA	A 9 3E 1 AØ	STOROW	LDA ASL AND STA DEX	ROWTEMP, X A #3E (CPORTL), Y	; SHIFT TO CENTER ; STRIP EXTRA GARBAGE	
FE34 C8 FE35 CØ FE37 DØ FE39 2Ø FE3C C9	0 Ø8 0F3 0 99FE		INY CPY BNE JSR CMP	#Ø8 STOROW NXTPORT #Ø8	; THIS GROUP DONE ; NO, NEXT ROW	
FE3E FØ FE4Ø 8A FE41 1Ø	9Ø4 A		BEQ TXA BPL	GENDONE STORSET	; ALL ROWS STORED?	
FE43 6Ø FE44	8	;	RTS		; PARTIAL SET (\$478+\$5FF)	
FE44 A9 FE46 85 FE48 A9 FE4A 2C FE4D 2Ø FE5Ø A9	5 A2 9 60 5 DBCØ 5 AEFE 9 20	GENDONE GEN1	LDA STA LDA BIT JSR LDA	#Ø1 CTEMP #6Ø CWRTON VRETRCE #2Ø	; SET NORMAL MODE ; PREPARE TO SEND BYTES TO CHARACTER ; GENERATOR RAM ; WAIT FOR NEXT VERTICAL RETRACE ; WAIT AGAIN	
`E52 20 'E55 2C 'E58 20 'E58 C6 'E5D 10 'E5F A9	C DACØ 5 88FE 6 A2 516 6 Ø8		JSR BIT JSR DEC BPL LDA	VRETRCE CWRTOFF ALTCHR CTEMP GEN2 #Ø8	; CHARACTERS ARE NOW LOADED ; REPEAT THIS SET FOR OTHER 64 CHARACTERS ; HAVE WE DONE ALTERNATES YET? ; NO, DO IT! ; BUMP ASCII VALUES FOR NEXT SET	
TE61 85 TE63 AØ TE65 B1 TE67 18 TE68 69 TE6A 91	7 Ø7 1 AØ 3 Ø8 1 AØ	NXTASCI NXTASC2	STA LDY LDA CLC ADC STA DEY	CPORTH #Ø7 (CPORTL),Y #Ø8 (CPORTL),Y	; THE USUAL COUNTDOWN	
FE6D 1Ø FE6F 2Ø FE72 9Ø FE74 6Ø FE75 AØ FE77 A9	076 5 99FE 08F 08 5 Ø3	GEN2	BPL JSR BCC RTS LDY	NXTASC2 NXTPORT NXTASCI #Ø3	; SETUP ALTERNATE WITH UNDERLINES	
FE79 99 FE7C 99 FE7F 88 FE8Ø 1Ø FE82 A9 FE84 85 FE86 DØ	9 FCØ5 9 FCØ7 3 9F7 9 Ø8 5 A1	UNDER	LDA STA STA DEY BPL LDA STA BNE	#7F Ø5FC,Y Ø7FC,Y UNDER #Ø8 CPORTH GEN1		
`E88 AØ `E88 AØ `E8A B1 `E8C 49 `E8E 91 `E9Ø 88	. AØ 9 2Ø . AØ 8	; ALTCHR ALTC1	LDY LDA EOR STA DEY	#Ø7 (CPORTL),Y #2Ø (CPORTL),Y	; ADJUST ASCII FOR ALTERNATE SET ; \$2Ø> \$4Ø>\$6Ø	
TE91 1Ø TE93 2Ø TE96 9Ø TE98 6Ø TE99	Ø 99FE ØFØ		BPL JSR BCC RTS	ALTC1 NXTPORT ALTCHR	; ADJUST THEM ALL	
FE99 A5 FE9B 49 FE9D 85 FE9F 3Ø FEA1 E6	9 8Ø 5 AØ 8Ø2 5 A1	NXTPORT	LDA EOR STA BMI INC	CPORTL #8Ø CPORTL NOHIGH CPORTH	; CONVERT \$78->\$F8 OR \$F8-\$78	
'EA3 A5 'EA5 C9 'EA7 DØ 'EA9 A9 'EAB 85 'EAD 6Ø	9 ØC 804 9 Ø4 5 Al	NOHIGH PORTDN	LDA CMP BNE LDA STA RTS	CPORTH #ØC PORTDN #Ø4 CPORTH		
'EAE 'EAE 85 'EBØ AD 'EB3 29 'EB5 Ø5 'EB7 8D 'EBA A9) ECFF 3 3F 5 A3) ECFF	; VRETRCE	STA LDA AND ORA STA LDA	CTEMP1 CB2CTRL #3F CTEMP1 CB2CTRL #Ø8	; SAVE BITS TO BE STORED ; CONTROL PORT FOR 'CB2' ; RESET HI BITS TO Ø : TEST VERTICAL RETRACE	
FEBC 8D FEBF 2C FEC2 FØ FEC4 6Ø	D EDFF C EDFF ØFB	VWAIT	STA BIT BEQ RTS	CB2INT CB2INT VWAIT	; WAIT FOR RETRACE	
FEC5 FEC5 FE	EC5	CHRSET	.EQU	*		
	Ø Ø1 82 18 4Ø 84 81	;	.BYTE	ØFØ,Ø1,82,1	8,40,84,81,2F,58,44,81,29,02,1E,01,91,7C,1F,49	9,3Ø
FED3 Ø1 FED9 8A	F 58 44 81 29 Ø2 1E 1 91 7C 1F 49 3Ø A Ø8 43 14 31 2A 22 3 E3 F7 C4 91 48 A2		.BYTE	8A,Ø8,43,14	,31,2A,22,13,ØE3,ØF7,ØC4,91,48,ØA2,ØDA,24,ØC6,	4A
FEE7 DA	A 24 C6 4A 2 8C 24 C6 F8 63 8C		.BYTE	62 RC 24 ØC	6, ØF8, 63, 8C, ØC1, 46, 17, 52, 8A, ØAF, 16, 14, ØE3, 33,	11

10/31	/89 10:04			HD	Apple ///:ROM - Monitor	Page 1
	C1 46 17 52 14 E3 33 31	8A AF 16				
EFDI	C6 F8 DC 73 62 8C 21 E6			.BYTE	ØC6, ØF8, ØDC, 73, 3F, 46, 17, 62, 8C, 21, ØE6, 18, 6A,	8D, 61, ØCF, 18, 62
FØB FØF	61 CF 18 62 74 D1 B9 18	49 4C 91		.BYTE	74,ØD1,ØB9,18,49,4C,91,ØCØ,ØF3,Ø9,2C,91,ØCØ	0,14,1D,8C,ØEF,Ø7
F1D F21	1D 8C EF Ø7 17 43 88 31 ØB 31 84 F8	84 1E DF		.BYTE	17,43,88,31,84,1E,ØDF,ØB,31,84,ØF8,ØFE,77,3	E,3E,17,62,8C,ØFD
F2F F34	3E 17 62 8C C7 5Ø E3 ØB	FD 51 C5 E8		.BYTE	ØC7,5Ø,ØE3,ØB,51,ØC5,ØE8,ØC8,73,18,ØC,42,3E	,Ø1,Ø2,2Ø,42,3E
742 746	Ø2 2Ø 42 3E 41 18 8C Ø8	ØØ 7Ø EE		.BYTE	41,18,8C,Ø8,ØØ,7Ø,ØEE,ØØ,11,11,21,11,Ø2,ØEØ	3,3C,21,31,Ø2,ØEØ
754 759	3C 21 31 Ø2 1C ØØ C8 B9	EØ 8Ø 62 14		.BYTE	1C,ØØ,ØC8,ØB9,8Ø,62,14,1F,46,ØA2,ØDE,43,2C,	Ø4,88,ØBE,ØFF,ØCE
767 76B	1F 46 A2 DE 88 BE FF CE 7D 37 49 88	95 18 98		.BYTE	7D,37,49,88,95,18,98,Ø9,62,ØD1,44,ØE8,88,ØF	B,Ø2,9Ø,4Ø,ØØ,1Ø
779 77E	Ø9 62 D1 44 Ø2 9Ø 4Ø ØØ EØ Ø3 Ø2 ØØ	10 40 00 00		.BYTE	ØEØ,Ø3,Ø2,ØØ,4Ø,ØØ,ØØ,Ø8,ØØ,ØØ,28,1Ø,42,44,	25,82,ØB8,2F,48
78C 791	Ø8 ØØ ØØ 28 25 82 B8 2F 25 44 1Ø 82	48 Ø2 ØØ 2F		.BYTE	25,44,1Ø,82,Ø2,ØØ,2F,5A,4Ø,45,Ø2,8E,64,5Ø,9	Ø,Ø1,3E,26,42,8Ø
79F 7A5	5A 4Ø 45 Ø2 9Ø Ø1 3E 26 21 8Ø ØØ Ø5	42 8Ø ØØ F8 8Ø		.BYTE	21,8ø,øø,ø5,øø,øF8,8ø,øø,ø5,ø8,øF8,8ø,28,ø5	, 88
'AC 'B3 'B4	ØØ Ø5 Ø8 F8 88	8Ø 28 Ø5	;			
'B4	FFB4 Ø6FC		HOOKS	.EQU .WORD	* COUT2	
В8 (ØFFD FFB8		VBOUNDS	.WORD .EQU	KEYIN *	
BCI	ØØ 5Ø ØØ 18 4C 86F6		; NMIRQ	.BYTE JMP	00,50,00,18 RECON ; IN DIAGNOSTICS	
BF CØ			;	RTI	, in Diagnostics	
C7 CE D5 DC E3	43 4F 5Ø 59 48 54 2Ø 4A 41 52 59 2C 38 3Ø 2Ø 2Ø 4C 45 2Ø 43 55 54 45 52 43 2E 2E 4A	41 4E 55 2Ø 31 39 41 5Ø 5Ø 4F 4D 5Ø 2Ø 49 4E		.ASCII	"COPYRIGHT JANUARY, 1980 APPLE COMPUTER IN	^
FØ FØ F7	CC DØ D3 B4 8A 8B ØØ		; ESCTABL	.BYTE	ØCC,ØDØ,ØD3,ØB4,ØB8,88,95,8A,8B,ØØ	J.R. Huston Calso worked on 505)
	CAFF EEF4		; NMI RESET	.WORD	ØFFCA DIAGN ; NOTHING	also worked
	CDFF		IRQ	.WORD	ØFFCD	00505)
			.	.END		
MBOL	TABLE DUMP					and
- R	Ref	LB - Labe DF - Def PV - Priv	PR -	Undefine Proc Consts	MC - Macro FC - Func	B ØØ77 B ØØ7A B F941 B FCAA B F941 B F749 B F747 B F
H L	AB ØØ75 AB ØØ76	A1L A3H	AB ØØ74 AB ØØ79	AlPC		B ØØ77 1 B ØØ7A
R SC3	AB ØØAØ LB FB5A	ALTCl		ALTCHR ASCII	LB FE88 ASC1 LB FB4Ø ASC2 L	B FB4C \\B F9E1 \\C
CII2 S8L	2 LB F9E3 AB ØØ6Ø		LB F9F4 LB FBC7	BAS4H BASCAL	AB ØØ5F BAS4L AB ØØ5E BAS8H A 1 LB FC19 BELL LB FC4E BITOFF L	B ØØ61 QV
TON CLC2		BKGND CANCEL	AB ØØ67 LB FCCD	BKSPCE CARRAG	LB FBAF CB2CTRL AB FFEC CB2INT A	B FFED
YTES DSTR	RT LB FD98	CCOLMS CLEOL	LB FEØ5 LB FBA2	CH CLEOL1	LB FC89 CLEOL2 LB FC91 CLEOP L	B FA1E 1 1 1 1 1 1 1 1 1
EOP1 L4Ø UT2	LB FB63	CLSCRN COL8Ø	LB FB7D LB FB5D	CMDSRC CONTRO	LB FBA7 COUT LB FC39 COUT1 L	B F97D
OUTZ ROUT EMP 1	LB FCØ6 LB FCEF LB ØØA3	CPORTH CSHFT	AB ØØA1 LB FEØ7	CPORTL CSWH	AB ØØ6F CSWL AB ØØ6E CTEMP A	B FA3A C B ØØA2
JRLEF VRTOF	T LB FBED	CTRLRET CURSOR CWRTON	AB ØØ69 AB CØDB	CURDN1	LB FBB8 CURUP1 LB FBC2 CV A	B FBCB B ØØ5D B F941
VRTOF I GRET SPL82	r LB F96B		LB FC9D	DEST DISPLA DUMP	X LB FC1Ø DONE LB FE28 DSPBKGND L	B F941 B FCAA B FB1D
JMP2 RROR	LB FEAD LB FB2Ø LB FAA2	DUMP3 ERROR1	LB FB3Ø LB FBØB	DUMP8 ERROR2	LB FAFD DUMPASC LB FB35 ENTRY L	B F9Ø1 B FD58
SC3	LB FD48	ESCAPE	LB FD4B LB FDE5			B ØØ66

10/31/89 10:04	HD:Apple ///:ROM - Monitor	Page 14
	GENASC	
Assembly complete: Ø Errors flagged	: 1129 lines d on this Assembly	
		_
65Ø2 OPCODE STATIO	C FREQUENCIES	_
ASL: 12 BCC: 21 BCS: 20 BEQ: 82 BIT: 12 BMI : 12 BMI : 18 BNE: 41 BPL: 18 BVC: 2 BVS: 3 CLC: 7	******* ******** ******** ******* ****	
CLD: 2 CMP: 35 CPX: 1 m CPY: 2	* *********	
DEC: 7 DEX: 7 DEY: 9 EOR: 6	**** *** *** *** ***	
INC: 18 INX: 3 INY: 3	******** *	
JMP: 18 JSR: 79 LDA: 117 M	*************************	
LDX: 12 LDY: 2Ø LSR: 11	****** ******	
ORA: 10 PHA: 16	***** ******	
PHP: 4 PLA: 14	** *****	
PLP: 3 ROL: 4	* **	
RTI: 1 m	*********	
RTS: 34		

RTS: 34 SBC: 67	**************************	
RTS: 34 SBC: 67 SEC: 5 SEI: 1 m		
RTS: 34 SBC: 67 SEC: 5 SEI: 1 m STA: 72 STX: 7	**************************************	
RTS: 34 SBC: 67 SEC: 5 M SEC: 5 M SEC: 1 M STA: 72 STX: 7 STY: 5 TAX: 2	**************************************	


10/31/89 10:04	HD:Apple ///:ROM - Monitor
Minimum frequency = 1 Maximum frequency = 117	
Average frequency = 17	
Unused opcodes:	
BRK CLI CLV NOP ROR SED	
Program opcode usage: 89 %	

-=F/N/S=

Page 15



Apple III Computer Information




Inside the Apple III ROM

Document Table of Contents

Revision 2 • 04 Dec 1997 Revision 1 • 30 Nov 1997



Apple III Computer Information



Inside the Apple III ROM

Revision 2 • 04 Dec 1997

Inside the Apple /// Computer ROM

David T. Craig • 04 December 1997 71533.606@compuserve.com

TABLE OF CONTENTS

- 1 INTRODUCTION
- 2 ROM SECTIONS
- 3 IMPORTANT ROM ROUTINES
- 4 ROM TABLES
- 5 ROM USAGE BY SOS
- 6 MONITOR COMMANDS
- 7 A FEW COMMENTS
- 8 REFERENCES
- 9 DOCUMENT MODIFICATION HISTORY

1 INTRODUCTION

This document provides a general overview of the contents of the Apple /// computer ROM revision 1. This information should be used in conjunction with a copy of the ROM source code listing. The audience of this document is anyone with an interest in the technology of the Apple /// computer's hardware and software.

NOTE

There were two revisions of the Apple /// ROM, revision 0 and revision 1. Revision 0 ROMs had at address F1B9 the value 60. Revision 1 ROMs had at address F1B9 the value A0.

This ROM contains 4 KB of 6502 programming and several data tables. The ROM occupies memory addresses F000-FFFF. The basic purpose of the ROM is to test the Apple /// computer hardware and boot an operating system from the ///'s built-in floppy disk drive. The ROM also contains a simple Monitor program whose purpose is to allow the user to interact with the /// at the hexadecimal level.

Apple planned from an architectural perspective to support two 4K ROMs. But only one ROM was ever created. The Environment Register let you control which ROM was active. Both ROMs shared the same address space so you could only have one ROM active at a time. This feature would have doubled the ROM's effective size providing Apple with more room for ROM-based features that higher-level /// software (e.g. SOS) could have used.

When the Apple /// computer is turned on the ROM's flow of execution is as follows:

Inside the Apple /// Computer ROM • David T Craig • 04 Dec 1997 • 1 / 6

- 1) The ROM starts execution at the address contained in FFFC-FFFD (RESET) which is address F4EE (DIAGN).
- Diagnostics (DIAGN/F4EE) starts. The diagnostic first initializes some memory for the ROM's use. If the Open Apple and the Control keys are held down then enter the ROM Monitor. Otherwise run several diagnostic checks of the /// hardware (tests zero page, sizes memory, initializes screen text buffer, tests stack memory, tests ROM checksum, tests VIA chip, tests ACIA chip, tests A/D circuitry, tests keyboard connection). Any diagnostic failures display an error message and the user has to reset the computer.
- 3) Read block 0 (512 bytes) to address A000 from the floppy disk in the built-in disk drive (BOOT/F6A1). If no disk is found or block 0 cannot be read then display "RETRY" and wait for the user to reset the computer. If the block is successfully read then execute the block contents (this is called the SOS Bootstrap Loader: see section ROM USAGE BY SOS).

2 ROM SECTIONS

Section	Address	Purpose
Disk I/O	F000-F4C4	Read and write floppy disk blocks (512 bytes each)
Diagnostics		Diagnose the /// hardware
Monitor	F7FF-FFFF	Interacts with user so user can do simple things

3 IMPORTANT ROM ROUTINES

BLOCKIO / F479	Reads or write a disk block (512 bytes), calls routine REGRWTS (F000) which reads a sector (256 bytes) from the disk.
BOOT / F6A1	Read floppy disk block *0 into address A000, execute the block.
ENTRY / F901	Monitor entry point.
DIAGN / F4EE	Diagnostic entry point.
USRENTRY/F6E6	Tests RAM and displays a table showing chip failures (users may execute this routine from the Monitor). This test is aimed at Apple ///s with 128K of RAM that exists on the older 12-Volt RAM boards. Though this routine will work with the newer 5-Volt RAM boards (256K) this test shows wrong information when RAM errors occur since the two RAM boards contain a different number of RAM chips. You can identify the different RAM boards as follows: The 5V boards have a large gray ceramic resistor near the edge and the 12V boards have a small blue tubular capacitor. To test the ///'s RAM you really should use Apple's /// Diagnostics Disk which lets you specify which RAM board you have.

4 ROM TABLES

Here's a list of the important data tables in the ROM. This list does not include disk I/O tables.

Inside the Apple /// Computer ROM • David T Craig • 04 Dec 1997 • 2 / 6

Table Name / Address	Contents
CHRSET / FEC5-FFB3	Default character set (overridden when SOS loads the character set from SOS.DRIVER)
Copyright / FFC0-FFEF	Copyright message (contains the initials "JRH" for J. R. "Dick" Huston who was a key player behind the /// and SOS)
nmi / fffa-fffb	Jump address for the Non-Maskable Interrupt signal
RESET / FFFC-FFFD	Jump address when the /// is powered on
IRQ / FFFE-FFFF	Jump address for the Interrupt Request signal

5 ROM USAGE BY SOS

The Apple /// operating system (SOS = Sophisticated Operating System or Sara's OS) uses several ROM routines. These routines seem to all be related to disk block I/O. The following discussion is based on SOS version 1.3.

When the ROM loads block 0 from a SOS disk the ROM is loading the SOS Bootstrap Loader program. This program, which is at most 512 bytes in length, uses the ROM routine REGRWTS (F000) to read the SOS Loader into memory. This program does not test the ROM revision. It is interesting to note that ROM routine BLOCKIO is not used, instead a lower-level routine (REGRWTS) is used.

The SOS Loader determines if the ROM is revision 1 by comparing address F1B9's contents against A0 (reference: SOS source file SOSLDR.D.SRC). If this comparison fails then SOS displays on the screen the error "ROM ERROR: PLEASE NOTIFY YOUR DEALER." If the ROM revision is correct then the SOS loader uses the ROM's disk I/O routines to read more of SOS into memory.

The disk /// driver that is built into SOS also uses the ROM to perform disk block I/O (reference: DISK3.SRC). It is interesting to note that when the disk driver is initialized the driver checks if the ROM revision is 0 or 1. A revision of 0 is detected if address F1B9 contains 60. If neither revision is found then the disk driver returns an error to SOS (I don't think this will ever happen since the SOS loader has already determined that the ROM is revision 1). For a valid ROM revision the disk driver sets up several jump vectors which point to the appropriate addresses in the ROM for the various ROM routines needed by the disk driver. Therefore, the disk driver seems compatible with either ROM revision whereas the SOS loader likes only revision 1.

The .CONSOLE driver source listing appears to not use any ROM routines even though the ROM contains 40 and 80 column text routines and keyboard input routines. I assume the console driver was much more sophisticated than the ROM's text features and so using the ROM routines would not have worked well for this driver. I also assume that if the console driver used the ROM that when ROM

Inside the Apple /// Computer ROM • David T Craig • 04 Dec 1997 • 3 / 6

revision 1 was built the console driver would have had to be changed and Apple (smartly) did not want to do this.

6 MONITOR COMMANDS

Holding down the Open Apple and Control keys when the /// starts or when you press the Reset key activates the /// ROM Monitor. The screen will display in the upper left corner a small right-facing arrow with a blinking underscore character as the cursor. The Monitor's commands are based on the Apple] ['s Monitor commands but some commands have changed slightly and others are new for the (newer) ///.

The Monitor supports the following commands:

addr1.addr2 Dump memory data to screen from address 1 to address 2 and display

ASCII character at the right of the screen.

CARRIAGE RETURN Dump next line of addresses to the screen.

SPACE Pause current memory dump. Press again to continue.

addr:byte_list Store starting at the address the list of bytes.

addr:'text' Store text starting at address with high bit clear.

addr:"text" Store text starting at address with high bit set.

addr3<addr1.addr2M Move data in addresses 1-2 to address 3.

addr3<addr1.addr2V Verify data in addresses 1-2 is the same as data starting at address 3.

byte<addr1.addr2S Search memory in address range 1-2 for the byte.

block<addr1.addr2W Write address range to disk starting at the disk block.

block<addr1.addr2R Read disk starting at block to the address range.

addrG Call subroutine at the address.

addrJ Jump to the address.

U Call user routine starting at address \$03F8.

X Repeat last command line until you press the SPACE BAR.

ESC-8 Display 80 columns of text.

ESC-4 Display 40 columns of text.

/ Seperate multiple commands on the same line.

CTRL-I Interrupt current operation, return to Monitor command line.

Inside the Apple /// Computer ROM • David T Craig • 04 Dec 1997 • 4 / 6

Note: See Wells' Apple /// Entry Points article for a great overview of the ROM Monitor, its commands (with some syntax errors), and the memory locations that need setting up for the key ROM routines to work. Apple's /// Service Reference Manual (p. 13.57) has a list of Monitor commands. Anderson's The Apple Nobody Knows also has good Monitor command info.

To obtain a binary dump of the /// ROM you can do the following:

- 1. Initialize a disk on either the /// or an Apple][computer.
- Insert the new disk in the ///.
- 3. Start the /// and hold down the Open Apple and Control keys.
- 4. You should be in the /// Monitor.
- 5. Type 0<F000.FFFW to write the ROM to disk blocks 0 to 7
- 6. Use a disk block reader on the /// or the][to read the ROM blocks and save them to a real file.

This disk writing is needed since the ROM does not provide a command for redirecting screen output to the ///'s serial port. But, I've read that you can output the ROM contents to the ///'s serial port but this involves using the Monitor to write a small program. If anyone has such a program please send a copy my way.

7 A FEW COMMENTS

I find it interesting, at least from a software engineering perspective, to note that in my opinion the /// ROM is missing several key features which I thought any system ROM would need. The ROM is missing two features which I think would have been useful to Apple and outside /// programmers:

- 1) The ROM does not have an explicit version number which exists at a specific ROM address. This version number could be used to validate the ROM in case there were several different ROMs (as there were). Apple uses a pseudo ROM version number (called the revision number) during the loading of SOS but this is somewhat lame in my opinion.
- The ROM does not have a dispatch routine for use by the OS or applications that want to use ROM routines. This dispatch routine would reside at a specific address (e.g., F000) and it would take as input a command number and a set of parameters. These parameters could be passed via registers or on the stack. This routine would allow Apple to change the ROM and ROM "users" would not need to change their programming as long as they used the selector routine. The Apple [] ROM did not have such a routine which caused Apple many headaches when it wanted to change the Apple [] ROM and had to keep lots of routines in their same place.
- The ROM source code is rather sparse concerning comments. It would be nice if the ROM contained detailed information about what each routine did and how to call the routines. Obviously, Apple did not expect anyone but Apple's own programmers to ever see the ROM source or use the ROM routines. (I've seen the Lisa computer's ROM listing which is much better documented than the ///'s and both are comparable in terms of age).

Inside the Apple /// Computer ROM • David T Craig • 04 Dec 1997 • 5 / 6

8 REFERENCES

Apple /// ROM Listing - Revision 0

This can be found in the Apple /// patent (#4,383,296) dated May 1983. Note that in places this ROM listing is not always readable.

Apple /// ROM Listing - Revision 1

I have a very readable listing of the revision 1 ROM that was printed on a laser printer.

Apple /// Service Reference Manual (Level 2)

This almost 500 page document by Apple has everything you would want to know about the ///'s hardware, low-level software, and how to service a broken ///. Includes descriptions of the System Monitor (a.k.a. Development Monitor) [page 17.3] and the built-in RAM test routine [page 13.51].

Apple /// SOS Bootstrap Loader Listing

Shows how 512 bytes of code are used to load SOS from disk into the ///'s memory.

The following articles provide good ROM information:

Apple /// Entry Points, Andy Wells, Call-APPLE, October 1981

Apple /// Dabbling Rick Smith, Apple Orchard, Summer 1981

/// Bits: John Jeppson's Guided Tour of Highway ///, John Jeppson, Softalk, May 1983

The Apple Nobody Knows, Alan Anderson, Apple Orchard, Fall 1981

Unlocking the Apple /// - Part 3, Alan Anderson, Apple Orchard, September 1982

Apple ///: 12-Volt 128K Internal Diagnostics, Apple Technical Information Library

9 DOCUMENT MODIFICATION HISTORY

30 Nov 1997 Created this document.

04 Dec 1997 Corrected a few problems, extended the Reference section to

include more /// articles pertaining to the /// ROM, added this


section, added section MONITOR COMMANDS.

###

Inside the Apple /// Computer ROM • David T Craig • 04 Dec 1997 • 6 / 6



Apple III Computer Information



Inside the Apple III ROM

Revision 1 • 30 Nov 1997

Inside the Apple /// Computer ROM

David T. Craig • 30 November 1997 71533.606@compuserve.com

TABLE OF CONTENTS

- 1 INTRODUCTION
- 2 ROM SECTIONS
- 3 IMPORTANT ROM ROUTINES
- 4 ROM TABLES
- 5 ROM USAGE BY SOS
- 6 A FEW COMMENTS
- 7 REFERENCES

1 INTRODUCTION

This document provides a general overview of the contents of the Apple // computer ROM revision 1. This information should be used in conjunction with a copy of the ROM source code listing. The audience of this document is anyone with an interest in the technology of the Apple /// computer's hardware and software.

NOTE

There were two revisions of the Apple /// ROM, revision 0 and revision 1. Revision 0 ROMs had at address F1B9 the value 60. Revision 1 ROMs had at address F1B9 the value A0.

This ROM contains 4 KB of 6502 programming and several data tables. The ROM occupies memory addresses F000-FFFF. The basic purpose of the ROM is to test the Apple /// computer hardware and boot an operating system from the ///'s built-in floppy disk drive. The ROM also contains a simple Monitor program whose purpose is to allow the user to interact with the /// at the hexadecimal level.

When the Apple /// computer is turned on the ROM's flow of execution is as follows:

- 1) The ROM starts execution at the address contained in FFFC-FFFD (RESET) which is address F4EE (DIAGN).
- Diagnostics (DIAGN/F4EE) starts. The diagnostic first initializes some memory for the ROM's use. If the Open Apple key is held down then enter the ROM Monitor. Otherwise run several diagnostic checks of the /// hardware (tests zero page, sizes memory, initializes screen text buffer,

Inside the Apple /// Computer ROM • David T Craig • 30 Nov 1997 • 1 / 4

- tests stack memory, tests ROM checksum, tests VIA chip, tests ACIA chip, tests A/D circuitry, tests keyboard connection). Any diagnostic failures display an error message and the user has to reset the computer.
- 3) Read block 0 (512 bytes) to address A000 from the floppy disk in the built-in disk drive (BOOT/F6A1). If no disk is found or block 0 cannot be read then display "RETRY" and wait for the user to reset the computer. If the block is successfully read then execute the block contents (this is called the SOS Bootstrap Loader: see section ROM USAGE BY SOS).

2 ROM SECTIONS

Section	Address	Purpose
		Read and write floppy disk blocks (512 bytes each)
Diagnostics	F4C5-F7FE	Diagnose the /// hardware
Monitor	F7FF-FFFF	Interacts with user so user can do simple things

3 IMPORTANT ROM ROUTINES

BLOCKIO / F479	Reads or write a disk block (512 bytes), calls routine REGRWTS (F000) which reads a sector (256 bytes) from the disk
BOOT / F6A1	Read floppy disk block #0 into address A000, execute the block
ENTRY / F901	Monitor entry point
DIAGN / F4EE	Diagnostic entry point
USRENTRY/F6E6	Tests RAM and displays a table showing chip failures (users may execute this routine from the Monitor)

4 ROM TABLES

Here's a list of the important data tables in the ROM. This list does not include disk I/O tables.

Table Name / Address	Contents
CHRSET / FEC5-FFB3	Default character set (overridden when SOS loads the character set from SOS DRIVER)
Copyright / FFCO-FFEF	Copyright message (contains the initials "JRH" for J. R. Huston who was a key player behind the /// and SOS)
NMI / FFFA-FFFB	Jump address for the Non-Maskable Interrupt signal
RESET / FFFC-FFFD	Jump address when the /// is powered on

Inside the Apple /// Computer ROM • David T Craig • 30 Nov 1997 • 2 / 4

IRQ / FFFE-FFFF Jump address for the Interrupt Request signal

5 ROM USAGE BY SOS

The Apple /// operating system (SOS) uses several ROM routines. These routines seem to all be related to disk block I/O. The following discussion is based on SOS version 1.3.

When the ROM loads block 0 from a SOS disk the ROM is loading the SOS Bootstrap Loader program. This program, which is at most 512 bytes in length, uses the ROM routine REGRWTS (F000) to read the SOS Loader into memory. This program does not test the ROM revision. It is interesting to note that ROM routine BLOCKIO is not used, instead a lower-level routine (REGRWTS) is used.

The SOS Loader determines if the ROM is revision 1 by comparing address F1B9's contents against A0 (reference: SOS source file SOSLDR.D.SRC). If this comparison fails then SOS displays on the screen the error "ROM ERROR: PLEASE NOTIFY YOUR DEALER." If the ROM revision is correct then the SOS loader uses the ROM's disk I/O routines to read more of SOS into memory.

The disk /// driver that is built into SOS also uses the ROM to perform disk block I/O (reference: DISK3.SRC). It is interesting to note that when the disk driver is initialized the driver checks if the ROM revision is 0 or 1. A revision of 0 is detected if address F1B9 contains 60. If neither revision is found then the disk driver returns an error to SOS (I don't think this will ever happen since the SOS loader has already determined that the ROM is revision 1). For a valid ROM revision the disk driver sets up several jump vectors which point to the appropriate addresses in the ROM for the various ROM routines needed by the disk driver. Therefore, the disk driver seems compatible with either ROM revision whereas the SOS loader likes only revision 1.

6 A FEW COMMENTS

I find it interesting, at least from a software engineering perspective, that the ROM is missing some key features which I thought any system ROM would need. The ROM is missing two features which I think would have been useful to Apple and outside /// programmers:

- 1) The ROM does not have an explicit version number which exists at a specific ROM address. This version number could be used to validate the ROM in case there were several different ROMs (as there were). Apple uses a pseudo ROM version number (called the revision number) during the loading of SOS but this is somewhat lame in my opinion.
- 2) The ROM does not have a selector routine for use by the OS or applications that want to use ROM routines. This selector would reside at a specific address (e.g., F000) and it would take as input a command number and a set of parameters. These parameters could be passed via registers or on the stack. This routine would allow Apple to change the ROM and ROM

Inside the Apple /// Computer ROM • David T Craig • 30 Nov 1997 • 3 / 4

"users" would not need to change their programming as long as they used the selector routine. The Apple][ROM did not have such a routine which caused Apple many headaches when it wanted to change the Apple][ROM and had to keep lots of routines in their same place.

7 REFERENCES

Apple /// ROM Listing

I have a very nice listing of revision 1 ROM. A listing (that is somewhat readable) for the earlier revision 0 ROM may be found in the Apple /// patent.

Apple /// Service Reference Manual (Level 2)

This almost 500 page book by Apple has everything you would want to know about the ///'s hardware, low-level software, and how to service a broken ///. Includes descriptions of the System Monitor (a.k.a. Development Monitor) [page 17.3] and the built-in RAM test routine [page 13.51].

Apple /// SOS Bootstrap Loader Listing

Shows how 512 bytes of code is used to load SOS from disk into the ///'s memory.

###

Inside the Apple /// Computer ROM • David T Craig • 30 Nov 1997 • 4 / 4



Apple /// Computer Technical Information

SOME COMMENTS ABOUT THE APPLE /// COMPUTER BOOT ROM

David T Craig -- 27 February 2004

BACKGROUND

The Apple /// computer was introduced by Apple Computer in 1980 and was discontinued in 1985.

This computer was a microcomputer with originally 128 KB of RAM memory expandable to 256 KB of RAM. It featured a 4 KB ROM (addressed from \$F000 to \$FFFF hexadecimal) which housed the initial programming that executed when the user turned on the computer. This ROM contained programming for the following functions:

- + diagnose hardware circuitry and memory
- + load and run a disk operating system (i.e. "boot")
- + provide an interface to a simple monitor program

The author wrote these comments after looking at the Apple /// ROM listing as found in Apple Computer's patent number 4,383,296 dated 10 May 1983. This analysis occured during a scanning of the Apple /// patent.

ROM COMMENTS

The Apple /// patent's ROM program listing is terrible in terms of printed quality. Many parts are very faint and impossible to read. I assume this was done on purpose by Apple's legal department so that Apple's competitors would not be able to duplicate this ROM programming easily.

Some Comments about the Apple /// Computer Boot ROM David T Craig -- 27 February 2004 -- 1 of 3

The ROM programming does not seem to have been built for expansion. By this I mean the programming seems to have been written to just make it work and no long term thought was given to the ROM programming's organization.

There were two versions of the ROM. The Apple /// operating system (OS) programming needed to differentiate between the ROM versions since the ROM contained several routines which the OS used. This version determination was not done in a logical way. A memory location was chosen at random (at least it seems this way to me) to serve as the ROM's "version number". The OS had to test this "version number" when it needed to use specific ROM services.

The ROM version also determined the location of several ROM routines which the Apple /// OS used.

The ROM's organization could have been improved greatly in my opinion if it was organized differently. At the beginning of the ROM address space (\$F000) include a short header containing the following:

\$F000 - ROM version number

\$F001 - ROM size (K bytes)

\$F002 - ROM checksum (2 bytes)

\$F003 - ROM routine dispatch jump vector (3 bytes)

\$F006 - ROM copyright notice (e.g. "(c) Apple Computer 1980")

The remainder of the ROM would have contained whatever programming and table data was needed.

The routine dispatch jump vector would be a standard jump instruction to a routine in the ROM whose purpose would be to let outside programs such as the operating system, device drivers, or even application programs access ROM routines in a ROM version independent manner. The dispatch routine would take as input a command number (in say the CPU's A register) and return result information in the CPU's X and Y registers. The A register on return would contain an error result with 0 meaning no error. Or, some fixed memory area could be use to handle ROM routine parameters. This dispatch mechanism could be seen as a BIOS (basic input output system).

Possible dispatch routines could be:

- + Restart or Cold start or Warm start the computer
- + Read a block from a disk drive
- Write a block to a disk drive
- + Return size in blocks of a disk drive
- + Checksum the ROM for diagnostic purposes
- + Test computer's RAM memory for diagnostic purposes
- + Enter the Apple /// Monitor program

This dispatch mechanism would have simplified the Apple /// OS use of the ROM services since the ROM would always be accessed from just one address (\$F003). If the OS requested a ROM service which was unavailable (e.g. an old ROM was installed) then the ROM would tell the OS that the service did not exist via a dispatch error result.

CONCLUSION

Hopefully this little commentary provides some useful information to its reader. If you are interested in the Apple /// computer you should see its patents (one is for the Apple ///, the other is for the Apple /// Plus). The first patent contains the full ROM listing, but the author has a real digital copy which is much more readable.


Enjoy.

###

Some Comments about the Apple /// Computer Boot ROM David T Craig -- 27 February 2004 -- 3 of 3




Apple /// Computer Information



APPLE /// SOS BOOTSTRAP LOADER SOURCE

ADDED BY DAVID T CRAIG · 2006






Apple /// SOS Technical Information

SOS 1.3 Floppy Bootstrap Loader Source Code Listing

This listing shows the code which is found at the beginning of a SOS boot disk. When the Apple /// computer starts the computer's ROM loads this code from the floppy disk and executes the code. This code loads the Apple ///'s operating system, SOS.



0/31	1/89 9:45	<u> </u>	HD	ppy Bootstrap Loader Page								
00001												
3000 3000		O.S.	;■ APPLE / :■ - Disas			FOR FLOPPY DISK 8 by Scott Stinson						
8000 i		02	; 444444	tttt	addddddddi	*********						
00001		<u>ب</u>		.ABSOL	UTE	The second secon						
00001		. y		.PROC	BOOTSTRAPLO	ADER						
1 0000 <i>1</i>	11	J,		.ORG	ØAØØØ	•						
AØØØI	77.		;									
1 000 <i>0</i>	Ok		; EQUATES									
AØØØI	~											
1000A			; ZERO PAGI									
ØØØ			;									
1000 1000	ØØ82		IBDRVN	.EQU	82	; DRIVE NUMBER						
	ØØ83		IBTRK	.EQU	83	; TRACK NUMBER						
	ØØ84 ØØ85		IBSECT IBBUFP	.EQU	84 85	; SECTOR NUMBER ; BUFFER POINTER						
ØØØ	ØØ87		IBCMD	.EQU	87	; COMMAND NUMBER						
	ØØE3 ØØE5		IBBUFPTMP FILECNT	.EQU .EQU	ØE3 ØE5	; BUFFER POINTER TEMPORARY ; FILE COUNT						
1000A	ØØE7		INDXBLKCNT	.EQU	ØE7	; INDEX BLOCK COUNT						
1000 1000	ØØE8		SOSJMPADR	.EQU	ØE8	; SOS JUMP ADDRESS						
AØØØ I			•									
1000A 1000A			; HARDWARE	1/O AD	DKESSES							
1000/	0629		economit oc	por.	Ø629	· COPEN LOCATION						
	Ø628 CØ1Ø		SCREENLOC KBDSTROBE		Ø628 ØCØ1Ø	; SCREEN LOCATION ; KEYBOARD STROBE						
AØØØ	CØ4Ø		IOBEEP	.EQU	ØCØ4Ø	; I/O BEEP						
1000 1000			;									
AØØØ I			GENERAL I	EQUATES	.							
1 000 <i>0</i>			;									
	ØØ4Ø		RETINT	.EQU	4Ø	; RETURN FROM INTERRUPT						
	ØCØØ ØDØØ		IDXBLK1 IDXBLK2	.EQU .EQU	ØCØØ ØDØØ	; INDEX BLOCK 1 ; INDEX BLOCK 2						
	1EØØ		LOADADR	.EQU	1EØØ	; LOADING ADDRESS						
	1 EØ 8 2 ØØØ		OFFSET FIRSTPAGE	.EQU	1EØ8 2ØØØ	; OFFSET ; FIRST PAGE						
	A2ØØ		MAINBUFF	.EQU	ØA 2 Ø Ø	; MAIN BUFFER						
	FØØØ F4AØ	OnM	REGRWTS SECTABL	.EQU .EQU	ØFØØØ ØF4AØ	; READ/WRITE SECTOR ROUTINE ; SECTOR TABLE						
AØØØ I	FFCA	K0M	NMIVECTOR	.EQU	ØFFCA	; NON-MASKABLE INTERRUPT VECTOR						
	FFDF FFEF	110.	EREG BREG	.EQU .EQU	ØFFDF ØFFEF	; ENVIRONMENT REGISTER ; BANK REGISTER						
AØØØ			-			·						
1000 1000 1000			ENTRY PO	INT								
1000 1000	78		ENTRY	SEI		; SET INTERRUPT DISABLE						
1001	D8			CLD	# D O	; CLEAR DECIMAL FLAG						
	A9 77 8D DFFF			LDA STA	#77 EREG	; LOAD ACCUMULATOR WITH \$77 ; STORE IN ENVIRONMENT REGISTER						
AØØ7				-		; SET 2 MHZ, I/O SPACE ENABLED, SCREEN ENABLED,						
1007 1007						; RESET ENABLED, WRITE PROTECT NOT ENABLED, ; PRIMARY STACK, AND ROM SELECTED						
1007	A2 FF			LDX	#ØFF	; LOAD ACCUMULATOR WITH \$FF						
AØØ9 AØØA	9A 2C 1ØCØ			TXS BIT	KBDSTROBE	; TRANSFER X-REGISTER TO STACK POINTER ; CLEAR KEYBOARD						
AØØD!	A9 4Ø			LDA	#RETINT	; LOAD ACCUMULATOR WITH RETURN FROM INTERRUPT						
	8D CAFF A9 Ø7			STA LDA		; STORE IN NON-MASKABLE INTERRUPT VECTOR ; LOAD ACCUMULATOR WITH \$Ø7						
AØ14	8D EFFF			STA	BREG	; STORE IN BANK REGISTER						
	A9 ØØ CE EFFF		\$Ø1Ø	LDA DEC	#ØØ BREG	; LOAD ACCUMULATOR WITH \$000 ; DECREMENT BANK REGISTER						
Ø1Ci	8D ØØ2Ø			STA	FIRSTPAGE	; DECREMENT BANK REGISTER ; STORE IN FIRST PAGE OF BANK ; LOAD X-REGISTER WITH FIRST PAGE BYTE						
	AE ØØ2Ø DØF5			LDX BNE	\$Ø1Ø	; LOAD X-REGISTER WITH FIRST PAGE BYTE ; BRANCH IF BYTE IS NOT EQUAL TO \$00						
AØ241			•_									
AØ24 AØ24 AØ24			; This sec	tion re	eads in the SO							
AØ24	A9 ØØ		READSOSDIR		#ØØ	; LOAD ACCUMULATOR WITH \$00-BLOCK HIGH BYTE						
AØ26	85 85		ILLIDSOSDIK	STA	IBBUFP	: STORE IN BUFFER POINTER LOW BYTE						
	A2 A2 86 86			LDX STX	#ØA2 IBBUFP+1	; LOAD X-REGISTER WITH \$A2 ; STORE IN BUFFER POINTER HIGH BYTE						
AØ2C	A2 Ø2			LDX	#012	; LOAD X-REGISTER WITH \$02-BLOCK LOW BYTE ; LOAD Y-REGISTER WITH BUFFER POINTER LOW BYTE						
	A4 85 84 E3		RDSOSDIRLP	LDY STY	IBBUFP	: LOAD Y-REGISTER WITH BUFFER POINTER LOW BYTE						
AØ32	A4 86			LDY	IBBUFP+1	; STORE IN BUFFER POINTER TEMPORARY LOW BYTE ; LOAD Y-REGISTER WITH BUFFER POINTER HIGH BYTE						
AØ341	84 E4			STY JSR	IBBUFPTMP+1	; STORE IN BUFFER POINTER TEMPORARY HIGH BYTE ; JUMP TO READ A BLOCK FROM FLOPPY DISK DRIVE						

	/89 9:45				y Bootstrap Loader	Page
3B 3D	AØ Ø2 B1 E3		LDY LD A	@IBBUFPTMP,Y	; LOAD Y-REGISTER WITH \$02 ; LOAD ACCUMULATOR WITH NEXT BLOCK TO READ LOW ; BYTE	ì
3D 3E			TAX INY		; TRANSFER ACCUMULATOR TO X-REGISTER ; INCREMENT Y-REGISTER	
3F	B1 E3		LDA	@IBBUFPTMP,Y	; LOAD ACCUMULATOR WITH NEXT BLOCK TO READ HIG	H
41	DØEB		BNE		; BYTE ; BRANCH IF NEXT BLOCK TO READ HIGH BYTE IS NO	יחי
431			BRE		; EQUAL TO ZERO	,1
43 45	EØ ØØ		CPX		CHECK TO SEE IF NEXT BLOCK TO READ LOW BYTE	IS
45	DØE7		BNE		; ZERO ; BRANCH IF NEXT BLOCK TO READ LOW BYTE IS NOT	•
47					; EQUAL TO ZERO	
47 47		;				
471					directory for the SOS.KERNEL file.	
47 47		;				
	AD 25A2	SRCHSOSKER			; LOAD ACCUMULATOR WITH FILE COUNT LOW BYTE	
	85 E5 AD 26A2		STA LDA		; STORE IN FILE COUNT LOW BYTE ; LOAD ACCUMULATOR WITH FILE COUNT HIGH BYTE	
4F	85 E6		STA	FILECNT+1	; STORE IN FILE COUNT HIGH BYTE	
	Ø5 E5 DØØ3		ORA BNE	FILECNT	OR ACCUMULATOR WITH FILE COUNT LOW BYTE BRANCH IF FILE COUNT IS NOT EQUAL TO ZERO	
	4C 56A1		JMP	WRNTFNDERR	; JUMP TO WRITE NOT FOUND ERROR MESSAGE TO	
581	3.5 mc	****			; SCREEN	
	A5 E5 DØØ2	\$Ø1Ø	LDA BNE		; LOAD ACCUMULATOR WITH FILE COUNT LOW BYTE ; BRANCH IF NOT EQUAL TO \$00	
5C1	C6 E6		DEC	FILECNT+1	; DECREMENT FILE COUNT HIGH BYTE	
	C6 E5 A9 2B	\$Ø2Ø	DEC LDA	FILECNT #2B	; DECREMENT FILE COUNT LOW BYTE ; LOAD ACCUMULATOR WITH \$28	
62	85 85		STA			
	A9 A2 85 86		LDA	#ØA2	; LOAD ACCUMULATOR WITH \$A2	
	AE 24A2		STA LDX	MAINBUFF+24	; STORE IN BUFFER POINTER HIGH BYTE ; LOAD X-REGISTER WITH ENTRIES PER BLOCK	
6B	CA	ODGUI D	DEX		; DECREMENT X-REGISTER	
	AØ ØØ B1 85	SRCHLP	LDY LDA		; LOAD Y-REGISTER WITH \$00 ; LOAD ACCUMULATOR WITH STORAGE TYPE AND NAME	
7Ø					; LENGTH BYTE	
	FØ1A 29 ØF		BEQ AND		; BRANCH IF EQUAL TO ZERO	
	CD 92A1		CMP		; MASK OFF BITS 4,5,6,7 ; COMPARE WITH FILE NAME LENGTH	
77	DØ13		BNE	\$Ø2Ø	; BRANCH IF NOT EQUAL TO ZERO	
79 7A	A8 B1 85	\$Ø1Ø	TAY LDA	@IBBUFP,Y	; TRANSFER NAME LENGTH TO Y-REGISTER ; LOAD ACCUMULATOR WITH FILE NAME BYTE	
7C	D9 92A1	*	CMP	FLNME-1, Y	; COMPARE WITH FILE NAME BYTE	
7F 81	DØØB 88		BNE DEY		; BRANCH IF NOT EQUAL ; DECREMENT NAME LENGTH	
82	DØF6		BNE	\$Ø1Ø	BRANCH IF NAME LENGTH NOT EQUAL TO ZERO	
84 86	B1 85		LDA		; LOAD ACCUMULATOR WITH STORAGE TYPE AND NAME ; LENGTH BYTE	
86	29 FØ		AND		; MASK OFF BITS Ø,1,2,3	
	C9 2Ø FØ32		CMP	#2Ø	; COMPARE WITH \$20 FOR SAPLING FILE	
8CI		\$Ø2Ø	BEQ PHP		; BRANCH IF EQUAL TO READ INDEX BLOCK ; PUSH PROCESSOR STATUS ON STACK	
8D1	CA		DEX		; DECREMENT ENTRIES PER BLOCK	
8E 9Ø	FØ1Ø 18		BEQ CLC		; BRANCH IF ENTRIES PER BLOCK IS EQUAL TO ZERO ; CLEAR CARRY)
91	A5 85		LDA	IBBUFP	; LOAD ACCUMULATOR WITH BUFFER POINTER LOW BYT	Œ
	6D 23A2 85 85		ADC STA	MAINBUFF+23 IBBUFP	; ADD ENTRY LENGTH LOW BYTE ; STORE IN BUFFER POINTER LOW BYTE	
98	A5 86		LDA	IBBUFP+1	; LOAD ACCUMULATOR WITH BUFFER POINTER HIGH BY	TE
	69 ØØ 85 86		ADC STA		; ADD \$00	
	DØØ9		BNE		; STORE IN BUFFER POINTER HIGH BYTE ; BRANCH ALWAYS	
	A9 Ø4	\$Ø3Ø	LDA	#Ø4	; LOAD ACCUMULATOR WITH \$Ø4	
	85 85 E6 86		STA INC		; STORE IN BUFFER POINTER LOW BYTE ; INCREMENT BUFFER POINTER HIGH BYTE	
A6	AE 24A2	.	LDX	MAINBUFF+24	; LOAD X-REGISTER WITH ENTRIES PER BLOCK	
A9	28 FØCØ	\$Ø4Ø	PLP BEQ		; PULL PROCESSOR STATUS FROM STACK ; BRANCH IF NOT EQUAL TO ZERO	
ACİ	38		SEC		; SET CARRY	
	A5 E5		LDA	FILECNT	; LOAD ACCUMULATOR WITH FILE COUNT LOW BYTE	
	E9 Ø1 85 E5		SBC STA		; SUBTRACT \$01 ; STORE IN FILE COUNT LOW BYTE	
B3	A5 E6		LDA	FILECNT+1	; LOAD ACCUMULATOR WITH FILE COUNT HIGH BYTE	
	E9 ØØ 85 E6		SBC STA	#ØØ FILECNT+1	; SUBTRACT \$00 ; STORE IN FILE COUNT HIGH BYTE	
B9	BØB1		BCS	SRCHLP	; BRANCH IF MORE FILE ENTRIES	
	4C 56A1		JMP	WRNTFNDERR	JUMP TO WRITE NOT FOUND ERROR MESSAGE TO	
BE BE					; SCREEN	
BE		,				
BE BE					x block of the SOS.KERNEL file.	
BEI		,				
	AØ 11	READIDXBLK	LDY		; LOAD Y-REGISTER WITH \$11	
	B1 85		LDA	@IBBUFP,Y	; LOAD KEY POINTER LOW BYTE	

```
10/31/89 9:45
                                                        HD:Apple ///:SOS Floppy Bootstrap Loader
                                                                                                                                                                         Page 3
                                                                                               ; INCREMENT Y-REGISTER
; LOAD KEY POINTER HIGH BYTE
; LOAD Y-REGISTER WITH $00
; STORE IN BUFFER POINTER LOW BYTE
; LOAD Y-REGISTER WITH $00
; STORE IN BUFFER POINTER HIGH BYTE
 AØC3| C8
AØC4| B1 85
                                                                           @IBBUFP,Y
 AØC6| AØ ØØ
AØC8| 84 85
                                                                           IBBUFP
                                                               STY
 AØCA AØ ØC
                                                              LDY
                                                                           #ØC
                                                                           IBBUFP+1
 AØCC| 84 86
AØCE| 2Ø 1DA1
                                                              STY
                                                               JSR
                                                                           READBLK
                                                                                                ; JUMP TO READ A BLOCK FROM FLOPPY DISK DRIVE
 AØD1
 AØD1
AØD1
                                             ; This section reads in the first block of the SOS.KERNEL file.
 AØD1
                                                                                              ; LOAD X-REGISTER WITH INDEX BLOCK LOW BYTE
; LOAD ACCUMULATOR WITH INDEX BLOCK HIGH BYTE
; LOAD Y-REGISTER WITH $00
; STORE IN BUFFER POINTER LOW BYTE
; LOAD Y-REGISTER WITH $1E
; STORE IN BUFFER POINTER HIGH BYTE
; JUMP TO BEAD A BLOCK FROM FLORBY DISK DRIVE
 AØD1
                                             RD1 SOSKER
         AE ØØØC
                                                              LDX
                                                                           IDXBLK1
 AØD4 i
                                                                           IDXBLK2
                                                              LDA
 AØD7| AØ ØØ
AØD9| 84 85
                                                              LDY
                                                                           #ØØ
                                                                           IBBUFP
                                                              STY
 AØDB| AØ 1E
                                                              LDY
 AØDDI 84 86
                                                              STY
                                                                           IBBUFP+1
 AØDF
         2Ø 1DA1
                                                                                               ; JUMP TO READ A BLOCK FROM FLOPPY DISK DRIVE
                                                               JSR
                                                                           READBLK
 AØE2
 AØE2 |
 AØE2
                                             ; This section does a verification of the SOS.KERNEL file to make
                                               sure it is the proper SOS. KERNEL file. It checks for "SOS KRNL" in the first 8 bytes of the file.
 AØE2
 AØE2
AØE2
                                                                           #08 ; LOAD Y-REGISTER WITH $08
LOADADAR-1,Y ; LOAD ACCUMULATOR WITH BYTE FROM SOS.KERNEL
FLVERIFY-1,Y ; COMPARE WITH VERIFICATION RYTE
S010
 AØE2
         AØ Ø8
 AØE2 I
                                             FLVRFY
                                                              LDY
         B9 FF1D
                                             FLVRFYLP
                                                              LDA
                                                                                                  COMPARE WITH VERIFICATION BYTE
BRANCH IF EQUAL
JUMP TO WRITE INVALID KERNEL ERROR MESSAGE TO
 AØE7 I
         D9 9CA1
                                                              CMP
 AØEA| FØØ3
                                                              BEO
                                                                           5010
 AØEC
         4C 6AA1
 AØEFI
                                                                                                   SCREEN
                                                                                               ; DECREMENT Y-REGISTER
; BRANCH IF NOT EQUAL TO ZERO TO CHECK REST OF 8
 AØEFI 88
                                             5010
                                                              DEY
 AØFØ| DØF2
                                                              BNE
                                                                           FLVRFYLP
 AØF2
                                                                                               ; SOS.KERNEL BYTES
 AØF2
AØF2
AØF2
                                             ; This section reads in the SOS.KERNEL file.
 AØF2
AØF2
                                                                                                  LOAD ACCUMULATOR WITH $Ø1
STORE IN INDEX BLOCK COUNT
LOAD Y-REGISTER WITH INDEX BLOCK COUNT
LOAD X-REGISTER WITH BLOCK LOW BYTE
LOAD ACCUMULATOR WITH BLOCK HIGH BYTE
BRANCH IF BLOCK HIGH BYTE IS NOT EQUAL TO ZERO
 AØF21
                                             RDSOSKER
                                                              LDA
 AØF4
                                                                           INDXBLKCNT
                                                               STA
AØF6| A4 E7
AØF8| BE ØØØC
                                             RDSOSKELP
                                                                           INDXBLKCNT
                                                              LDX
                                                                           IDXBLK1, Y
                                                                           IDXBLK2.Y
                                                              LDA
AØFE! DØØ4
                                                              BNE
                                                                           $Ø1Ø
Aløø! EØ ØØ
                                                              CPX
                                                                           #ØØ
                                                                                                  CHECK TO SEE IF BLOCK LOW BYTE IS NOT EQUAL TO
A1Ø2
                                                                                                  BRANCH IF BLOCK LOW BYTE IS NOT EQUAL TO ZERO
JUMP TO READ A BLOCK FROM FLOPPY DISK DRIVE
INCREMENT INDEX BLOCK COUNT
BRANCH IF INDEX BLOCK COUNT IS NOT EQUAL TO
A1Ø2| FØØ7
A1Ø4| 2Ø 1DA1
                                                                           JUMPSOSKER
                                             $Ø1Ø
                                                              JSR
                                                                           READBLK
 A1Ø7
                                                                           INDXBLKCNT
A1Ø9| DØEB
A1ØB|
                                                                                                ; ZERO TO READ MORE OF THE SOS.KERNEL
A1ØB
A1ØB
A1ØB
                                             ; This section jumps to the SOS.KERNEL loader.
A1ØB
A1ØB
AlØB! 18
                                                                                              ; CLEAR CARRY
; LOAD ACCUMULATOR WITH $ØE
; ADD OFFSET LOW BYTE
                                             JUMPSOSKER CLC
A1ØC|
                                                              LDA
A1ØE| 6D Ø81E
A111| 85 E8
                                                              ADC
                                                                           OFFSET
                                                                           #1E ; LOAD ACCUMULATOR WITH $1E
OFFSET+1 ; ADD OFFSET HIGH BYTE
SOSJMPADR+1; STORE IN SOS JUMP ADDRESS HIGH BYTE
@SOSJMPADR+1; STORE IN SOS JUMP ADDRESS HIGH BYTE
@SOSJMPADR ; JUMP TO SOS.KERNEL LOADER
                                                              STA
                                                              LDA
A115| 6D Ø91E
                                                              ADC
A118 | 85 E9
                                                              STA
         6C E8ØØ
A11D1
AllD
A11D
                                                This section reads a block of data from the floppy disk drive.
AllDI
AllDI
                                                On entry the x-register contains the block low byte and the
                                               accumulator contains the block high byte.
 A11D
A11D
A11D| 86 83
A11F| 4A
A12Ø| 66 83
A122| 4A
A123
                                             READBLK
                                                                                               ; STORE BLOCK LOW BYTE IN TRACK NUMBER ; DIVIDE BLOCK BY 8 TO GET TRACK NUMBER
                                                              STX
                                                                           IBTRK
                                                              LSR
                                                              ROR
                                                                           IBTRK
                                                              LSR
                                                                           A
IBTRK
A123
         66 83
                                                              ROR
A125|
A126|
                                                              LSR
         66 83
                                                                           IBTRK
                                                               ROR
A128
         8A
                                                                                                  TRANSFER X-REGISTER WHICH CONTAINS THE BLOCK
                                                                                                  LOW BYTE TO ACCUMULATOR
MASK OFF BITS 3,4,5,6,7
TRANSFER ACCUMULATOR TO X-REGISTER
A129|
A129|
                                                              AND
                                                                           #Ø7
 A12B
A12C
         BD AØF4
85 84
                                                                           SECTABL, X
                                                                                                  LOAD ACCUMULATOR WITH PROPER SECTOR TO READ STORE IN SECTOR NUMBER
                                                              LDA
                                                                           IBSECT
                                                              STA
A131| A9 Ø1
A133| 85 87
                                                               LDA
                                                                                                   LOAD ACCUMULATOR WITH $Ø1
                                                              STA
LDA
                                                                           IBCMD
                                                                                                  STORE IN COMMAND NUMBER LOAD ACCUMULATOR WITH $00
A135| A9 ØØ
                                                                           #ØØ
 A137| 85
                                                                           IBDRVN
                                                                                                  STORE IN DRIVE NUMBER
```

/89 9:45	12011				y Bootstrap Loader ; JUMP TO READ A SECTOR FROM FLOPPY DISK	Pa
2Ø ØØFØ 9ØØ5	ROM reads 2		JSR BCC	REGRWTS \$Ø1Ø	; BRANCH IF NO DISK ERRORS OCCURED	
A2 FF 9A	reads 2	56	LDX TXS	#ØFF	; LOAD ACCUMULATOR WITH \$FF ; TRANSFER X-REGISTER TO STACK POINTER	
ВØЗВ	oyte		BCS	WRDISKERR	; BRANCH TO WRITE DISK ERROR MESSAGE TO SCRE	EN
		\$Ø1Ø	INC INC	IBSUFP+1 IBSECT	; INCREMENT BUFFER POINTER HIGH BYTE ; INCREMENT SECTOR NUMBER	
E6 84	iector	1	INC	TRSECT	; INCREMENT SECTOR NUMBER	
2Ø ØØFØ 9ØØ5		جسا	JSR BCC	REGRWTS \$Ø2Ø	; JUMP TO READ A SECTOR FROM FLOPPY DISK ; BRANCH IF NO DISK ERRORS OCCURED	
A2 FF			LDX		; LOAD ACCUMULATOR WITH \$FF	
9A			TXS		; TRANSFER X-REGISTER TO STACK POINTER	
BØ2B E6 86		\$Ø2Ø	BCS INC		; BRANCH TO WRITE DISK ERROR MESSAGE TO SCRE ; INCREMENT BUFFER POINTER HIGH BYTE	EN
6Ø		,	RTS		; RETURN TO CALLER	
					ound error message to the screen.	
		;			And error message to the screen.	
A2 1B		WRNTFNDERR		#1B	; LOAD X-REGISTER WITH \$1B ; LOAD Y-REGISTER WITH \$21	
AØ 21 BD A4A1		\$Ø1Ø	LDY LDA	#21 NTENDERR-1 X	; LOAD Y-REGISTER WITH \$21 ; LOAD ACCUMULATOR WITH NOT FOUND ERROR MESS	AGE
		VDID.			; BYTE	
99 28Ø6 88			STA DEY		; WRITE IT TO THE SCREEN ; DECREMENT Y-REGISTER	
CA			DEX		; DECREMENT X-REGISTER	
DØF6			BNE		; BRANCH IF MORE CHARACTERS TO WRITE ON SCRE	EN
AD 4ØCØ 4C 67A1		\$Ø2Ø	LDA JMP	10BEEP \$Ø2Ø	; BEEP SPEEKER ; HANG FOREVER !!	
		; This sec	tion wri	tes the inval:	d kernel error message to the screen.	
A2 13		WRINKERERR	LDX	#13	; LOAD X-REGISTER WITH \$13	
AØ 1D			LDY		; LOAD X-REGISTER WITH \$13 ; LOAD Y-REGISTER WITH \$1D	
BD BFA1		\$Ø1Ø	LDA		; LOAD ACCUMULATOR WITH INVALID KERNEL ERROR ; MESSAGE BYTE	
99 28Ø6			STA		; WRITE IT TO THE SCREEN	
88 CA			DEY DEX		; DECREMENT Y-REGISTER ; DECREMENT X-REGISTER	
DØF6			BNE	\$Ø1Ø	; BRANCH IF MORE CHARACTERS TO WRITE ON SCRE	EN
AD 4ØCØ 4C 7BA1		\$Ø2Ø	LDA JMP	IOBEEP \$Ø2Ø	; BEEP SPEEKER ; HANG FOREVER !!	
		; This sec			error message to the screen.	
		;				
A2 ØA		WRDISKERR			; LOAD X-REGISTER WITH \$ØA	
AØ 18 BD D2A1		\$Ø1Ø	LDY LDA	#18 DISKERR-1,X	; LOAD Y-REGISTER WITH \$18 ; LOAD ACCUMULATOR WITH DISK ERROR MESSAGE B	YTE
99 28Ø6			STA	SCREENLOC, Y	; WRITE IT TO THE SCREEN	
88 CA			DEY DEX		; DECREMENT Y-REGISTER ; DECREMENT X-REGISTER	
DØF6			BNE		; BRANCH IF MORE CHARACTERS TO WRITE ON SCRE	EN
AD 4ØCØ		\$020	LDA JMP		; BEEP SPEEKER	
4C 8FA1		\$Ø2Ø •			; HANG FOREVER !!	
		; STORAGE	FOR THE	ERROR MESSAGE	AND FILE VERIFICATION ROUTINES	
ØA 53 4F 53 2E	4B 45 52		.BYTE	ØA "SOS.KERNEL"		
4E 45 4C						
53 4F 53 2Ø	4B 52 4E	FLVERIFY	.ASCII	"SOS KRNL"		
		NTFNDERR	.ASCII	"FILE 'SOS.K	ERNEL' NOT FOUND"	
4F 53 2E 4B 45 4C 27 2Ø	4E 4F 54					
2Ø 46 4F 55 49 4E 56 41	4E 44 4C 49 44	INVKEERR	.ASCII	"INVALID KER	NEL FILE"	
2Ø 4B 45 52 2Ø 46 49 4C						
		DISKERR	.ASCII	"DISK ERROR"		
			.END			
TABLE DUMP						
Absolute Ref	LB - Labe	UD -	Undefine Proc	MC - Ma FC - Fu	cro nc	
	PV - Priv	ate CS -	Consts	ro ru		

```
10/31/89 9:45
                                                  HD:Apple ///:SOS Floppy Bootstrap Loader
                                                                                                                                                        Page 5
FILECNT
             AB ØØE5 |
LB AØE2 |
                            FIRSTPAG AB 2000
FLVRFYLP LB A0E4
                                                                                                                  FLVERIFY LB A19D
IBCMD AB ØØ87
IDXBLK2 AB ØDØØ
                                                         FLNME
IBBUFP
                                                                     LB A193
AB ØØ85
                                                                                     FLNMELEN LB A192
IBBUFPTM AB ØØE3
                            IBSECT AB ØØ84 |
INVKEERR LB A1CØ |
MAINBUFF AB A2ØØ |
                                                                                     IDXBLK1 AB ØCØØ
JUMPSOSK LB A1ØB
IBDRVN AB ØØ82
INDXBLKC AB ØØE7
                                                                      AB ØØ83
                                                        IOBEEP AB CØ4Ø |
NMIVECTO AB FFCA |
RDSOSKEL LB AØF6 |
REGRWTS AB FØØØ |
SRCHLP LB AØ6C |
                                                                                                                  KBDSTROB AB CØ1Ø
                                                                                    | JUMPSOSK LB A1ØB | KBDSTROB AB CØ1Ø |
| NTFNDERR LB A1A5 | OFFSET AB 1EØ8 |
| RDSOSKER LB AØF2 | READBLK LB A11D |
| RETINT AB ØØ4Ø | SCREENLO AB Ø628 |
| SRCHSOSK LB AØ47 | WRDISKER LB A17E |
Assembly complete:
   Errors flagged on this Assembly
6502 OPCODE STATIC FREQUENCIES
     ADC :
                           ***
      BCC:
     BCS:
                           *****
     BIT :
                15
      BNE :
     CLD :
      CPX :
     DEC :
     DEY :
INC :
                           *****
      JMP:
      JSR :
     LDX :
     LSR : ORA :
                  1 m
     PHP
                      m
     ROR:
     SBC :
SEC :
                  1 m
                23
     STA:
     STX:
                           *****
     TAX :
TAY :
                  1 m *
     TXS:
     Minimum frequency =
     Maximum frequency =
     Average frequency =
     Unused opcodes:
     ASL BMI BPL BRK BVC BVS CLI CLV CPY EOR INX NOP PHA PLA ROL RTI
     SED TSX TYA
     Program opcode usage: 66 %
(1.00) That's all, Folks ...
```

Seems like an Carly version

★ Apple /// Computer Information

APPLE /// SOS BOOTSTRAP LOADER HEXADECIMAL DUMP

Source

DISK1.dofile as found with Chris Smolinski's Macintosh SARA emulator application

Printed by David T. Craig • December 1997

This hex dump, which was produced by the Apple Macintosh MPW DumpFile tool, lists the Apple /// SOS Bootstrap Loader. This 512 byte loader exists at block 0 of SOS disks and is loaded by the Apple /// ROM into memory addresses \$A000-\$A1FF. This code's purpose is to begin the loading of SOS from the floppy disk into the ///s memory.


```
0: 4C 6E A0 53 4F 53 20 42 4F 4F 54 20 20 31 2E 31 Ln†SOS.BOOT..1.1
 10: 20 0A 53 4F 53 2E 4B 45 52 4E 45 4C 20 20 20 20 ...SOS.KERNEL....
 20: 20 53 4F 53 20 4B 52 4E 4C 49 2F 4F 20 45 52 52 .SOS.KRNLI/O.ERR
 30: 4F 52 08 00 46 49 4C 45 20 27 53 4F 53 2E 4B 45 OR..FILE.'SOS.KE
 40: 52 4E 45 4C 27 20 4E 4F 54 20 46 4F 55 4E 44 25 RNEL'.NOT.FOUND%
        49 4E 56 41 4C 49 44 20 4B 45 52 4E 45 4C 20
                                                              .INVALID.KERNEL.
 50: 00
        49 4C 45 3A 00 00 0C 00 1E 0E 1E 04 A4 78 D8 FILE:.......§×ÿ
 60: 46
 70: A9 77 8D DF FF A2 FB 9A 2C 10 C0 A9 40 8D CA FF @wçfl ¢°ö,.; @@ç `80: A9 07 8D EF FF A2 00 CE EF FF 8E 00 20 AD 00 20 @.çô ¢.Œô é..≠..
 90: D0 F5 A9 01 85 E0 A9 00 85 E1 A9 00 85 85 A9 A2 -ı@.Ö‡@.Ö∙@.ÖÖ©¢
        86 20 BE A1 E6 E0 A9 00 85 E6 E6 86 E6 86 E6 ÖÜ.æ°Ê‡©.ÖÊÊÜÊÜÊ
 A0: 85
 BO: E6 20 BE A1 A0 02 B1 85 85 E0 C8 B1 85 85 E1 D0 Ê.æ°†.±ÖÖ‡»±ÖÖ·-
 CO: EA A5 E0 D0 E6 AD 6C A0 85 E2 AD 6D A0 85 E3 18 Í•‡-Ê≠1†Ö,≠m†Ö".
 DO: A5 E3 69 02 85 E5 38 A5 E2 ED 23 A4 85 E4 A5 E5 • "i.ÖÂ8•,Ì#SÖ‰•Â
 E0: E9 00 85 E5 A0 00 B1 E2 29 0F CD 11 A0 D0 21 A8 È.Ö†.±,).Õ.†-!®
 F0: B1 E2 D9 11 A0 D0 19 88 D0 F6 A0 00 B1 E2 29 F0 ±,Ÿ.+-.à-^+.±,) €
100: 53 4F 53 20 4B 52 4E 4C 62 00 01 00 0E 2E 44 31 SOS.KRNLb.....D1
                              54 45 52 50 AA A5 A0 F9 A0 /SOS.INTERPTM• † T
110: 2F 53 4F 53 2E 49 4E
                              C5 A0 A0 98 A0 F0 A1 A0 CC †•††•††≈††ò†₡°†Ã
120: AO A5 AO AO A5 AO AO
130: A0 A0 C5 A0 A0 A0 A0 A0 EE A0 A0 C4 0E 2E 44 31 \dagger \uparrow \approx \dagger \dagger \dagger \dagger \dagger \uparrow f \cdot .D1
140: 2F 53 4F 53 2E 44 52 49 56 45 52 FF 9A A0 FF 9A /SOS.DRIVER öt ö
150: A0 A0 A0 A0 D0 A0 A0 C1 A0 A0 8A A0 A0 F9 A0 C1 ++++-++;++ä++-++;
160: E9 A0 9E A1 A0 F5 A0 A0 A5 A0 A0 88 00 00 88 0C Ètû°†1††•††à..à.
170: A9 00 AA 9D 00 1A 9D 00 16 9D 00 1B 9D 00 18 9D ©.™ù..ù..ù..ù..ù
180: 00 14 9D 00 01 CA D0 EB A9 30 8D DF FF A2 FB 9A ..ù.. -\hat{I}©0çfl\dot{\varsigma}° \ddot{\circ} 190: A9 1A 8D D0 FF 20 D4 1F AD DF FF 29 10 09 28 8D ©.\dot{\varsigma}-\dot{\varsigma}.\dot{\varsigma}-\dot{\xi}1\dot{\varsigma})...(\dot{\varsigma}
1A0: DF FF A2 FF 9A A9 1A 8D D0 FF AD 01 19 8D EF FF fl ¢ ŏ©.ç- ≠..çÔ
1B0: 6C 02 00 AA AD EF FF 48 8E EF FF A5 27 05
                                                       26 F0 1..™≠Ô~HéÔ~•'.&
1CO: 33 A5 26 D0 02 C6 27 C6 26 18 A5 23 65 27 85 23 3•&-.Δ'Δ&.•#e'Ö#
1D0: A5 25 65 27 85 25 E6 27 A4 26 F0 07 B1 22 91 24 •%e'Ö%Ê'§&₡.±"ë$
1E0: 88 D0 F9 B1 22 91 24 88 C6 23 C6 25 C6 27 D0 EC à-^{-}\pm"ë$à\Delta#\Delta%\Delta'-\ddot{\text{I}}
1F0: E6 23 E6 25 68 8D EF FF 60 18 A5 24 65 10 85 10 £#£%hçÔ``.•$e.Ö.
```

###

APPLE /// SOS BOOTSTRAP LOADER HEXADECIMAL DUMP • Smolinski's Macintosh SARA emulator • 1 / 1



Apple /// Computer Information




APPLE /// EMULATOR IDEAS

ADDED BY DAVID T CRAIG · 2006



Apple III Computer Information



Apple III Emulator Ideas

Version 4 • 12 Dec 1997



SOME IDEAS ABOUT AN **♠** APPLE /// COMPUTER EMULATOR

David T. Craig -- 12 December 1997 -- Version 4

941 Calle Mejia #1006, Santa Fe, NM 87501 USA e-mail: 71533.606@compuserve.com

```
disk:
                                             NEW: READFILES
TABLE OF CONTENTS
                                                  read all Corrections - by page #
fils from dist to
hest computer 1- Mud. History = add 2 spaces
             PURPOSE
              EMULATOR GOALS
 3.0
             EMULATOR USER INTERFACE
             DISK IMAGES
             6502 CPU EMULATION
 5.0
                                                                9- "C" char set bank -> "K"
             ROM EMULATION
 6.0
             MEMORY-MAPPED I/O EMULATION
 8.0
             MEMORY BANK SWITCHING EMULATION
                                                                10 - _ : add extra opace between
             SOS SYSTEM CALL EMULATION
10.0
             DEVICE DRIVER EMULATION
                                                                           all hold command
             KEYBOARD SUPPORT
11.0
                                                                            line words.
             MONITOR SUPPORT
12.0
             APPLE ] [ EMULATION DISK SUPPORT
13.0
             WHAT TARGET MACHINES SHOULD BE SUPPORTED?

(1) - Happ name

EMULATOR DEBUGGING FACILITIES
             WHAT LANGUAGE SHOULD THE /// EMULATOR BE WRITTEN IN?
15.0
                                    FACILITIES

UCTURE 20-SCRUL /0-change KD and To ...

14-DISKBUFFER (15) P And E bit names Engurare

=1, lower=0)
16.0
             EMULATOR MEMORY STRUCTURE
17.0
             WHAT'S NEXT?
18.0
             REFERENCES
                              15-55

16-13 del some Officios

18-13 del some Officios

18-13 del some Officionos

18-13 del some Officionos

18-13 del some Officionos

18-5 conet
MODIFICATIONHISTORY 2585
28 Nov 1997 -- Version 1
Created by David T. Craig.
04 Dec 1997 -- Version 2
New sections: MONITOR SUPPORT, EMULATOR DEBUGGING FACILITIES.
Updated sections: DISK IMAGES, MEMORY BANK SWITCHING EMULATOR, SOS SYSTEM CALL
EMULATION, REFERENCES.
Added several good comments by Chris Smolinski (he's writing a /// emulator called
SARA).
09 Dec 1997 -- Version 3
DISK IMAGES: Updated info about DTCMake3///DiskImage Mac application, made disk image
file an all-text file.
SOS SYSTEM CALL EMULATION: typo Silentypr --> Silentype.
WHAT TARGET MACHINES SHOULD BE SUPPORTED: More pre-68040 Mac comments.
EMULATOR DEBUGGING FACILITIES: typo affects --> affect, added info about
enabling/disabling SOS BRK disassembly, same for ProDOS, added list of emulator
debugging commands.
EMULATOR MEMORY STRUCTURE: New section.
12 Dec 1997 -- Version 4
EMULATOR DEBUGGING FACILITIES: Added examples to every debugging command. Added
```

Some Ideas about an **♦** Apple /// Computer Emulator - Version 4 David T Craig - 12 Dec 1997 - 1/23

commands SNAPSHOTW, SNAPSHOTR, ZPAGE, SPAGE, EPAGE, DRIVERS, macro commands.



1.0 PURPOSE

This document describes some ideas about implementing a software emulator for the Apple /// computer. These ideas are based on my experiences with the Apple /// computer and its software programming. No specific target machine is mentioned in this document since these ideas should be non-target machine specific. These ideas are submitted to stimulate thought about such an emulator and hopefully inspire someone to produce a working Apple /// emulator.

The technical details behind the Apple /// computer, its operating system (SOS), and /// programs (e.g. AppleWriter ///) are based on my extensive collection of /// technical manuals, specification sheets, and many /// technical articles (Dr. John Jeppson's articles are very exhaustive and full of lots of neat /// technical stuff). I have around 15 Apple manuals, the majority of which were published by Apple, which include user manuals and the technical programming manuals.

For those people seriously interested in implementing an Apple /// emulator program I highly recommend that they have at least the Apple /// Service Reference Manual. This manual, which is almost 500 pages long, is the definitive reference for how the Apple /// computer works. Most of its contents describe theory of operation even though its title suggests service-type information only. The important features of this manual for a /// emulator writer are the /// memory map and the /// memory mapped I/O locations.

I also own an Apple /// computer which still today works very well. I programmed the /// many moons ago and have worked professionally as an Apple Macintosh computer programmer since 1984.

Note: All comments are welcome. If you have anything to add or correct please let me know and I will update the master copy of this document.

2.0 EMULATOR GOALS

The /// emulator should provide a complete emulation environment for the faithful execution of Apple /// and /// Plus programs. As far as the emulator user is concerned when they run the emulator program their computer should work just like an Apple /// computer and all /// visual fidelity should be maintained. Emulation of the Apple /// Plus computer may also be supported (this means the /// Plus' interlaced screen). If the /// Plus is supported by the emulator you may want to let the user specify if they want to run a /// or a /// Plus.

I think it would be beyond neat if the emulator could run Apple's running horses demo and the other /// demos.

The /// emulator should support an Apple /// computer with at least 256K of memory and four floppy 140K disks (.D1, .D2, .D3, .D4). Support for 512K of memory may also exist since the ///'s operating system (SOS) supports up to 512K of memory. Memory size, if variable, should always be a multiple of 32K. I believe the lowest memory size supported by the /// (ROM?) is 96K. Support for a ProFile disk may also exist (for this disk there would need to be a disk image with a size of 5M). The first floppy disk (.D1) would correspond to the floppy disk drive that is built into the Apple ///. The other disks correspond to external disks and should exist as image files with specific file names (e.g. "Apple 3 D1", "Apple 3 D2", etc). The ProFile disk image file should also have a specific file name (e.g. "Apple 3 ProFile").

Image file names should have an extension (e.g. ".D3I") since this is needed by PCs.

3.0 EMULATOR USER INTERFACE

When the user runs the Apple /// emulator program the user should see on their computer screen a screen (or a window representing the screen on GUI systems) corresponding to the ///'s screen which the user would see if they were in front of a real Apple /// computer. All /// text and graphic modes should be supported by the

Some Ideas about an **♠** Apple /// Computer Emulator -- Version 4 David T Craig -- 12 Dec 1997 -- 2 / 23



/// emulator (this includes the special modes supported by the /// Plus and its interlaced screen architecture).

I recommend that the emulator also support a screen dump facility that writes the current /// screen to either a text file (for text modes) or to a graphic file (for graphic modes) or always just creates a graphic file. The screen dump graphic file should be a standard graphic file for whatever target machine your support (e.g. on the IBM PC running Windows produce .BMP files, on the Apple Macintosh produce PICT files). Since the /// supports custom character sets dumping the screen to a PICT file (or to the target computer's clipboard) may be the best solution.

The emulator screen if implemented in a GUI window may also display a status area at the bottom of the window. This status area would display at least two lines of text and would keep the user informed of what the emulator was doing internally.

4.0 DISK IMAGES

The /// emulator should read disk image files which correspond directly to real /// $140 \, \mathrm{K}$ disks. When the /// emulator starts it should look in its folder and if there exists a /// disk image file the emulator should boot this image. If there are multiple disk image files then the emulator may want to display a list of these images and have the user select an image to boot.

The disk images should be exact copies of real /// disks. To make copies of these disks there should exist an utility program that runs on the /// computer and which outputs disk block data to the /// serial port (I plan to make this utility and call it DTCDumpIt). This utility's output should be a hex/ascii dump that specifies block numbers and has a checksum for each line of data. This utility should ask the user if it should dump a file or a disk.

On the target machine there should exist a similar utility that inputs the disk block data and creates a disk image file. I recommend that the transmitted disk block data consist of a hex dump with block number and checksum information in a human readable fashion. The receiving program (on the target computer) would read this human readable information, verify that the data was sent correctly, and produce binary disk image file images (I plan to create this utility for the Apple Macintosh and call it DTCMake///DiskImage).

There should also exist a disk image file for the ///'s Boot ROM (recommended file name: "Apple 3 Boot ROM"). This image should contain the 4K ROM image. This ROM should be the Revision 1 ROM (not Revision 0) since this was the last ROM produced and SOS 1.3 (the last SOS) requires this ROM.

Users should also be able to format a disk image by specifying the disk drive device name (e.g. .D2). Users should then be able to name the disk image so that they can use it later. Users should be able to assign specific disk images to specific disk drives.

I recommend that all disk image files have a very specific internal format. This format should support the verification of disk image files so that if a disk image file becomes corrupted in some fashion the /// emulator can detect this corruption, not use the image, and alert the user.

Note: Support for existing Apple] [disk image files may be feasible but I recommend against this since the format of these images could change.

The proposed image format:

The disk image file contains two parts, a header part and a data part. The header part appears first followed by the data part. The header part contains identification and verification information. The data part contains the actual disk blocks for the /// disk. This file contains only text, no binary data appears here in any fashion. The only non-text information that can appear in these files is the Carriage Return (CR) and the Line Feed (LF) characters. The emulator should ignore

Some Ideas about an **♠** Apple /// Computer Emulator -- Version 4 David T Craig -- 12 Dec 1997 -- 3 / 23



LFs if appropriate. All information appears in lines with a maximum length of 255 characters. Character case is immaterial. Blank lines are ignored. The reason for this format is so these image files can be transferred over the internet without the need for any binary-to-text conversion. Also, text-only files can easily be viewed by people using a word processor.

The header part contains:

```
Line
                  Comments
                  "APPLE /// DISK IMAGE"
Signature
                  "VERSION" version number (e.g. "1")
Version
                  "IMAGE NAME" name of image, anything the user wants,
Image Name
                  most likely the name of the interpreter on the disk,
                  e.g. "Apple Writer ///"
                  "CREATED" date image file created, "YYYY-MM-DD"
Creation Date
                  "CREATED BY" name of person or company who created this image
Created by Name
                  "COMMENT" comment for anything user wants
Comment
                  "DATA SIZE" size of data part (decimal, e.g. "143360")
Data Size
                  "DATA CHECKSUM" hexadecimal checksum (e.g. "FA7C3188")
Data Checksum
                  "RESERVED"
Reserved 1
                  "RESERVED"
Reserved 2
Reserved 3
                  "RESERVED"
                  "RESERVED"
Reserved 4
                  "TECH COMMENT" name of program that this is for
Tech Comment
                  "HEADER CHECKSUM" hexadecimal checksum (e.g. "B97C31D5")
Header Checksum
```

Notes:

The checksum should be calculated as the exclusive-OR of each byte followed by a left rotation of 1 bit. Checksum starts with zero. Checksums should always be 4 bytes in size and be stored in the header as an 8 character string.

The Tech Comment's purpose is to allow people who obtain an image file to be able to contact someone about the file's purpose.

The data part contains lines representing 16 bytes from the original disk. Each line has a specific format which begins with the starting disk address for the line, 16 bytes, the ASCII equivalent of the 16 bytes, and a checksum for the bytes of the line with the format:

[00000000] 0123 4567 89ab cdef 0123 4567 89ab cdef [1234567890123456] 12345678

The last line of the file must be the word "FINIS".

Sample disk image file:

```
APPLE /// DISK IMAGE
VERSION 1
IMAGE NAME Apple Writer ///
CREATED 1997-10-11
CREATED BY David T. Craig
COMMENT Thanks to Paul Lutus
DATA SIZE 16
DATA CHECKSUM FA7C3188
RESERVED
RESERVED
RESERVED
RESERVED
TECH COMMENT For David Craig's /// Emulator - 71533.606@compuserve.com
HEADER CHECKSUM B97C31D5

[00000000] 0123 4567 89ab cdef 0123 4567 89ab cdef [Apple.///.Emul..] FA7C3188
```

Some Ideas about an **4** Apple /// Computer Emulator -- Version 4 David T Craig -- 12 Dec 1997 -- 4/23



FINIS

5.0 6502 CPU EMULATION

The heart of the /// emulator should be the emulation of the 6502 CPU. The heart may be referred to as the "6502 engine." The emulator should support all of the 6502 instructions, the 6502 registers, and the special Apple /// registers (e.g. the bank switch register, the environment register, and the zero-page register). Special register descriptions and usage can be found in the Apple /// SOS Reference Manual.

The 6502 engine must be smart about accessing memory and use the bank switch and environment registers correctly.

If this level of the /// emulation is complete and robust the rest of the /// emulator should work much more easily.

Support for special /// features may also exist at this level of the /// emulator. For example, the /// emulator may not want to emulate all of the ///'s memory-mapped I/O features, but instead intercept access to special areas or routines and call the target machine's operating system to handle these features. See sections ROM EMULATION and MEMORY-MAPPED I/O EMULATION for more details.

6.0 ROM EMULATION

The /// emulator should also support as much as possible the ///'s Boot ROM. This means the Boot ROM's routines should work for the most part as-is.

Note: I have a listing of the Boot ROM which could be useful for this emulation discussion.

For the Boot ROM's floppy disk I/O support I recommend that all the gory details here not be supported directly at the memory-mapped I/O level but instead the /// emulator should emulate this I/O. Specifically, the /// emulator should intercept any access to the Boot ROM routines which read or write disk blocks and use the appropriate target machine operating system routines to accomplish this feature.

The /// emulator should also initialize the ROM's character set which the ROM normally loads into a special RAM chip that is not accessible to the ///'s 6502 processor. See section MEMORY BANK SWITCHING EMULATION for more details.

7.0 MEMORY-MAPPED I/O EMULATION

All memory-mapped I/O locations that in some way deal with the physical world need to be handled by the /// emulator. These areas include such addresses as the speaker addresses. The Apple /// Service Reference Manual provides detailed information about these addresses.

All accesses to memory by the /// emulator must respect the bank switch and environment register settings so that the emulator does not try to access a memory-mapped address when that address is not mapped into the 6502 address space.

Programs which access low-level I/O locations such as the disk I/O addresses should not be supported. I assume most /// programs will access hardware components using SOS or device drivers.

Note: Chris Smolinski says that emulating the low-level stuff on a Power PC-based Macintosh is not very difficult and works rather fast (he's implemented in his SARA emulator the ///'s floppy disk I/O).

8.0 MEMORY BANK SWITCHING EMULATION

The /// emulator must also fully support the ///'s bank switched and enhanced indirect addressing memory architecture. Detailed descriptions and usage of /// memory handling can be found in the Apple /// SOS Reference Manual.

Some Ideas about an **♦** Apple /// Computer Emulator -- Version 4 David T Craig -- 12 Dec 1997 -- 5/23



The /// emulator should also support the ///'s character set RAM chip. This holds the bitmap descriptions of each of the 128 characters in the /// character. This RAM area, which is not accessible to the ///'s 6502 CPU, holds 1024 bytes. See the Apple /// Standard Device Drivers Manual (Console Character Sets section) for more information.

Note: I believe the storage of the Boot ROM character set is different than the storage of the character set in the SOS.DRIVER file. I believe the ROM character set has bits that are reversed compared to the SOS.DRIVER character set.

The storage of text and graphics in memory should be supported also. This should happen automatically when a /// program writes to the text/graphic memory buffers. The emulator needs to detect such writes and update its screen as appropriate.

9.0 SOS SYSTEM CALL EMULATION

The majority of system calls to SOS and its drivers should most likely not be intercepted by the /// emulator. But certain calls may need to be intercepted unless a lower level of the /// emulator intercepts these feature already. System calls to SOS or drivers that may need intercepting by the /// emulator could be:

```
o Disk I/O (.D[1-4] and .PROFILE drivers)
o Keyboard I/O (.CONSOLE driver)
o Screen I/O (.CONSOLE and .GRAPHIC drivers)
o Sound generation (.RUDIO driver)
o Serial port I/O (.RS232 driver)
o Silentype Printer (.SILENTYPE) [I'm not sure about support for this]
o Clock I/O (Y2K dates may be a problem)
```

I recommend that the /// emulator intercept all activity dealing with the above and have the target machine perform the equivalent features. For example, to read or write a disk block the /// emulator should have a routine that accesses the appropriate location in the disk image file.

The /// emulator may also provide the user with some type of setup options so that the user can specify specific properties of some of the above drivers. For example, if the target machine supports several output ports the emulator may let the user specify which port to use (e.g. for the .PRINTER driver the user could assign it to a specific serial or parallel port on the target machine).

Note: The ///'s clock does not support the year 2000 or greater. I think the emulator should support Y2K dates but I'm not sure if SOS's file system date stamps will support this easily.

10.0 DEVICE DRIVER EMULATION

This section is for the most part handled by my comments in section SOS SYSTEM CALL EMULATION. I suspect the programming within the /// emulator for this area could be the most work since there are lots of device drivers that make up a simple Apple /// configuration.

One area of device drivers that the /// emulator may not want to emulate is interrupt handling. Since the emulator does not have physical devices connected to it in any direct fashion I don't think interrupts exist as far as the emulator is concerned. Interrupts dealing with disks or the keyboard can be handled at a lower level by having the /// emulator call the appropriate system call in the target machine. These low-level I/O handlers should set up the appropriate driver data areas so that the rest of the ///'s software (SOS and the interpreter) will work correctly. For example, keyboard I/O should be setup in the /// emulator so that when the keyboard input memory-mapped I/O location is accessed the target machine OS really reads the keyboard and sets up the memory-mapped location as appropriate.

11.0 KEYBOARD SUPPORT

Some Ideas about an **♦** Apple /// Computer Emulator -- Version 4 David T Craig -- 12 Dec 1997 -- 6/23



11.1 User interface support

The /// computer's keyboard layout is basically compatible with modern keyboards. The /// keyboard does have two extra keys, Open Apple and Closed Apple which are positioned to the left of the Apple /// keyboard. Also present on the keyboard are four arrow keys. The emulator should support these keys either directly (i.e., the target machine has similar keys) or associate other keys with the ///'s special keys (e.g., the Macintosh computer's two Option keys could be used to simulate the special Open and Closed Apple keys). The emulator's associated keys need not physically be in the same location as the ///'s special keys but having them in the general area will be beneficial.

Note: The /// Plus keyboard contains an extra key, Delete, compared to the /// keyboard.

11.2 Low-level access

The /// emulator should handle low-level access to the keyboard memory-mapped I/O locations as detailed in section DEVICE DRIVER EMULATION.

12.0 MONITOR SUPPORT

The emulator should support the Apple's built-in ROM Monitor. Entry to the Monitor should be similar to how this is done on a real /// (at startup if Open Apple and Control keys are pressed). The code in the ROM which tests for Monitor entry should work.

13.0 APPLE] [EMULATION DISK SUPPORT

It would be nice if the /// emulator supported the Apple] [Emulation Disk. I'm not sure of what would be involved here but suspect that if the ///'s 6502 CPU and the memory-mapped I/O locations are robustly supported that the] [emulation should work also without any special additional /// emulation features.

Special consideration may need to be given to Apple /// keyboard keys which do not exist in the Apple][world.][emulation details can be found in the Apple /// Owner's Guide and the Apple /// Service Reference Manual.

Note: I have a disassembled listing of the Apple $\$ [Emulation Disk ROM source listing which could prove useful in this area.

Further analysis of the][emulation disk's boot sequence needs to be done since I'm unknowledgable about this area. Also, I've heard that the][emulation accesses an I/O location which disables some /// features.

14.0 WHAT LANGUAGE SHOULD THE /// EMULATOR BE WRITTEN IN?

I highly recommend that the /// emulator be written in a high level language such as Pascal or C. This should make the emulator more compatible with different target computers and make development and maintenance of the emulator much easier. I recommend avoiding low-level languages such as assembly.

15.0 WHAT TARGET MACHINES SHOULD BE SUPPORTED?

I recommend that the target machine (or machines) for the emulator be machines that are commonly used today by most computer users. This means either the IBM PC or the Apple Macintosh machine family. For the PC world I recommend the /// emulator run under Windows 95 and Windows NT. For the Macintosh world I recommend the emulator run on most Macintosh models which means support the Macintosh 512 and above. Color display should also be supported by the /// emulator (for the Macintosh this means use Color QuickDraw if the machine supports CQD and if CQD is not supported by a Macintosh model use the Classic B/W QD and maybe use patterns as "colors").

Some Ideas about an **♦** Apple /// Computer Emulator -- Version 4 David T Craig -- 12 Dec 1997 -- 7/23



Any of these machines should be fast enough to emulate the /// and most likely will be too fast in many areas. I recommend some type of speed control be built into the emulator so that users can control how fast the emulator works. For many /// programs (e.g. AppleWriter /// and VisiCalc ///) emulation speed will be immaterial since these programs typically wait for the user to enter data and then do their thing. But for programs such as games the user will want to control the emulator speed otherwise the game's actions will be super fast and unplayable.

Some people say that the older machines such as pre-68040 Macintoshs will be too slow for a reasonable /// emulator. I would like to see this /// emulator run on a Mac 512 machine an onwards. Running on a Mac 128 machine seems a problem due to this machine's small memory size and should not be supported (if a virtual memory scheme was used by the emulator the Mac 128 could be supported but I think having this extra level of support in the emulator would not be worth it). I disagree and am willing to wager a small sum that I'm right.

16.0 EMULATOR DEBUGGING FACILITIES

The emulator should support a comprehensive built-in debugger. This debugger's purpose should be to let the sophisticated emulator user access any part of the emulator's /// address space. This should include all of the memory that is allocated to the /// as its memory. This memory would encompass the 256K (or 512K) of /// RAM, the /// ROM (4K), the character set RAM (1K), the 6502 registers, and the special /// registers (e.g. bank register).

This debugger will prove invaluable in diagnosing emulator bugs. Not only will the user be able to type commands for the debugger but the emulator will be able to send messages to the debugger.

Logging of all debugger sessions should be stored to a text file for possible analysis. This text file would be created when the emulator starts. The log file should be appended to by the emulator. Only the user can delete the file.

The debugger should exist as a separate window that does not in any way affect the emulator's main window. This window should display only commands that the user enters or replies returned by the debugger. There should not exist a separate window area showing things such as the 6502 registers since all such information should appear in the debugger log file. The window should support at least 80 columns of text and 24 rows.

The emulator user interface should be based on a simple command line control scheme. All commands and command outputs should be text-based. This scheme could be based on the ///'s Monitor's commands or on a little more readable command scheme such as in Apple's MacsBug debugger. There should be full on-line help that discusses the debugger commands in general and each command should also have on-line help available. The debugger should show at the beginning of each line a prompt character to indicate when it is waiting for a command. I recommend the prompt be the ">" character. The debugger should also show a cursor which I recommend to be a black square.

The debugger should support the standard debugging commands such as displaying/setting memory, displaying/setting registers, and disassembling 6502 instructions. This disassembly should support the special SOS BRK call by listing the word "BRK/SOS" instead of just "BRK" and following this with the SOS command number/name and the parameter list address:

SOS CO/CREATE 345A

The user should be able to enable or disable this feature.

Note: It may be good to also support the Apple] [ProDOS command calling scheme in case this emulator ever becomes an Apple] [emulator.

The debugger should support break points, single stepping, and timing buckets. The

Some Ideas about an **♣** Apple /// Computer Emulator -- Version 4 David T Craig -- 12 Dec 1997 -- 8 / 23



timing buckets would be used in conjunction with break points to record how long a sequence of 6502 instructions took to execute. This can be very useful in locating emulator bottlenecks. The debugger supports many break point commands since I have a feeling that this facility will be very powerful and useful during the emulator's development.

The debugger should support the collection of statistics about the emulator. I recommend tracking how many times specific 6502 opcodes are executed (obviously, the debugger would need commands to display and clear this information). I would also track memory accesses on at least a page (256 bytes) basis.

The debugger should be accessible at any time that the emulator is running. I recommend some type of key press combination that the emulator would detect and display the debugger window. Once the debugger window is active it should remain on the screen until the user closes the window.

The emulator should also support a special key press combination at emulator startup time that activates the debugger just before the /// ROM is run. This can give the emulator developer a good way of tracing ROM execution.

The emulator should activate the debugger if any fatal emulation errors are detected and the debugger should show a message detailing the reason for the activation. All of these errors display a dump of the 6502 and SOS control registers. Reasons for debugger activation from the emulator are:

- 1. A program writes to write-protected memory (e.g. SOS's address space). The displayed message is "EMULATOR EXCEPTION: WRITING TO WRITE-PROTECTED MEMORY".
- 2. A program executes an undefined 6502 instruction (e.g. 6502 opcode \$02). The displayed message is "EMULATOR EXCEPTION: UNDEFINED 6502 OPCODE".

When the debugger is initialized (which should be when the emulator starts) the debugger should check if a text file named "DDT.TXT" exists. If so, the debugger should read each line from this file and execute it. Obviously, this file should contain debugger instructions. This can be very useful for setting up commonly used break points which if you use many would be tedious to type everytime you wanted to use the emulator.

A memory snapshot facility should also exist. When activated by a debugger command this facility would write to the host computer's disk a binary file containing a copy of all the /// memory areas. This snapshot should also be readable by the debugger so that the user could restart a specific emulation session from the snapshot.

I recommend the following emulator debugger commands which are based on the /// Monitor commands so that these debugger commands will be familiar to Monitor users. These commands for the most part have the general syntax of address-command. See my document "Inside the Apple /// Computer ROM" for a list of the /// Monitor commands. For information about the Apple] [Monitor commands, which the /// Monitor commands are based upon, see "Apple] [Reference Manual" (Chapter 3: The System Monitor, dated 1981).

Addresses appearing in debugger commands may be prefaced by "N/" where N is a bank number. For example, to reference address 2000 of bank 4 use 4/2000. If no bank number precedes an address the current bank is used. To reference a ROM address use a bank "number" of "R", for example "R/F000". To reference a character set address use a bank "number" of "C", for example "C/0000". To reference the SOS system bank use "S", e.g. "S/1400". $\mbox{$k$}$

Commands should be case-insensitive (none of the UNIX case-sensitivity gobbly-gook).

Commands that display more than a screen full of information should either automatically pause when the screen is full, or the user can use the SPACE key.

Note: Commands using ":" may also use ";" which is easier to type since this

Some Ideas about an **♠** Apple /// Computer Emulator -- Version 4 David T Craig -- 12 Dec 1997 -- 9 / 23



character does not need the user of the shift key. Same for "<" and "/".

Most debugger command numeric arguments must be specified in hexadecimal. The exception is the X command which supports hexadecimal, decimal, and binary.

The debugger command parser should be very liberal. This means that users should be able to include extra spaces (or no spaces) and the command should be parsable. For example, if a command needs a list of bytes the user should be able to enter any of the following: "AABBCC", "AA BB CC", " A ABBC C " and the debugger will see these as "AABBCC".

The debugger should also support a command macro facility. This facility allows you to define a macro consisting of other debugger commands. Typing the name of the macro will then type the commands as if you entered them manually.

```
HELP (or?) and name
Display debugger on-line help for all commands. Help info should be stored in an
external text file for easier modification. I recommend that this section of this
                                                         all could name
document be the help file.
                     -- shows an help is to all could name the starting of s
Example: HELP
                                         DELP SS - shows SS and
Return to the emulator.
Example: BYE
CARRIAGE RETURN keypress
        LZSPS -
Repeat last command.
Example: If the last command was HELP and you press the CARRIAGE RETURN key then HELP
will be displayed and executed again.
SPACE keypress
     - ZSPS
Pause current command's output. Press again to continue.
Example: If a command is executing and you press the SPACE key the comand's output
will be paused, pressing SPACE again resumes the command's output. Pausing/Resuming
are done on an output line basis only.
DELETE keypress
      LZSP
Stop current command's output.
Example: If a command is executing and you press this key then the command will stop
executing and you will be returned to the debugger's prompt.
.....
                                                           Show table explaining
                                                            bitin P and E
Display 6502 registers and /// system control registers.
                                                                         N negative
                                                                        y air flow
3 break command
Example: RD
                                                    bit names
                        bit hames
A=04 X=01 Y=D8 P=30/00000011 S=F8 PC=034A : E=77/01110111 Z=1A B=03
                                                                        D decimal mod
                      NY_BDIZC shows 0 or 1
                                                                        I interrupt disable
    4150
             Some Ideas about an ★ Apple /// Computer Emulator - Version 4
                                                                        2 Jero
          System Clude rate David T Craig - 12 Dec 1997 - 10/23
        S-Gysler Click race David Class

I- Ilo I facer R- Reset enable R- ROM

C- Screen (Control S- Stack in use R- ROM

S+ Ale S- Stack in use
                                                                           carry
                                          R- ROM
```



byte:SA
Set 6502 A register to byte.
Example: 45:SA
byte:SX
Set 6502 X register to byte.
Example: 7B:SX -
byte:SY
Set 6502 Y register to byte.
Example: FF:SY
byte:SP
Set 6502 P register to byte.
Example: 56:SP
byte:SS
Set 6502 S register to byte.
Example: AA:SS
word:SPC
Set 6502 PC register to word.
Example: 2000:SPC
byte:SE
Set /// E system control register to byte.
Example: 34:SE
byte:SZ
Set /// Z system control register to byte.
Example: 19:SZ
byte:SB
Set /// B system control register to byte.
Example: 06:SB
Some Ideas about an ♦ Apple /// Computer Emulator Version 4 David T Craig 12 Dec 1997 11 / 23



```
______
addr1.addr2
Dump memory data to screen from address 1 to address 2 and display ASCII character at
the right of the screen.
Example (assumes current bank is bank 4): 300.30F - ~ (43,44,1)
4/0300- B900 080Á 0A0A 9900 08C8 D0F4 A62B A909 [F..d.uy%^&90@..G]
ZPAGE
Dump the contents of the current interpreter's Zero Page (256 bytes). Also supported
are commands for the Stack Page and the Extend Page:
      SPAGE - stack page
EPAGE - extend page
To dump the pages for SOS (and drivers) use the following commands:
       SZPAGE - zero page
       SSPAGE - stack page
       SEPAGE - extend page
Example: ZPAGE
Zero Page (interpreter)
色り 1 2 3 4 5 6 7 3 4 5 6 7 3 4 5 6 7 8 9 A B C D E F 0 1 2 3 4 5 6 7 8 9 A B C D E F 0 1 2 3 4 5 6 7 8 9 A B C D E F 0 1 2 3 4 5 6 7 8 9 A B C D E F 0 1 2 3 4 5 6 7 8 9 A B C D E F 0 1 2 3 4 5 6 7 8 9 A B C D E F 0 1 2 3 4 5 6 7 8 9 A B C D E F 0 1 2 3 4 5 6 7 8 9 A B C D E F 0 1 2 3 4 5 6 7 8 9 A B C D E F 0 1 2 3 4 5 6 7 8 9 A B C D E F 0 1 2 3 4 5 6 7 8 9 A B C D E F 0 1 2 3 4 5 6 7 8 9 A B C D E F 0 1 2 3 4 5 6 7 8 9 A B C D E F 0 1 2 3 4 5 6 7 8 9 A B C D E F 0 1 2 3 4 5 6 7 8 9 A B C D E F 0 1 2 3 4 5 6 7 8 9 A B C D E F 0 1 2 3 4 5 6 7 8 9 A B C D E F 0 1 2 3 4 5 6 7 8 9 A B C D E F 0 1 2 3 4 5 6 7 8 9 A B C D E F 0 1 2 3 4 5 6 7 8 9 A B C D E F 0 1 2 3 4 5 6 7 8 9 A B C D E F 0 1 2 3 4 5 6 7 8 9 A B C D E F 0 1 2 3 4 5 6 7 8 9 A B C D E F 0 1 2 3 4 5 6 7 8 9 A B C D E F 0 1 2 3 4 5 6 7 8 9 A B C D E F 0 1 2 3 4 5 6 7 8 9 A B C D E F 0 1 2 3 4 5 6 7 8 9 A B C D E F 0 1 2 3 4 5 6 7 8 9 A B C D E F 0 1 2 3 4 5 6 7 8 9 A B C D E F 0 1 2 3 4 5 6 7 8 9 A B C D E F 0 1 2 3 4 5 6 7 8 9 A B C D E F 0 1 2 3 4 5 6 7 8 9 A B C D E F 0 1 2 3 4 5 6 7 8 9 A B C D E F 0 1 2 3 4 5 6 7 8 9 A B C D E F 0 1 2 3 4 5 6 7 8 9 A B C D E F 0 1 2 3 4 5 6 7 8 9 A B C D E F 0 1 2 3 4 5 6 7 8 9 A B C D E F 0 1 2 3 4 5 6 7 8 9 A B C D E F 0 1 2 3 4 5 6 7 8 9 A B C D E F 0 1 2 3 4 5 6 7 8 9 A B C D E F 0 1 2 3 4 5 6 7 8 9 A B C D E F 0 1 2 3 4 5 6 7 8 9 A B C D E F 0 1 2 3 4 5 6 7 8 9 A B C D E F 0 1 2 3 4 5 6 7 8 9 A B C D E F 0 1 2 3 4 5 6 7 8 9 A B C D E F 0 1 2 3 4 5 6 7 8 9 A B C D E F 0 1 2 3 4 5 6 7 8 9 A B C D E F 0 1 2 3 4 5 6 7 8 9 A B C D E F 0 1 2 3 4 5 6 7 8 9 A B C D E F 0 1 2 3 4 5 6 7 8 9 A B C D E F 0 1 2 3 4 5 6 7 8 9 A B C D E F 0 1 2 3 4 5 6 7 8 9 A B C D E F 0 1 2 3 4 5 6 7 8 9 A B C D E F 0 1 2 3 4 5 6 7 8 9 A B C D E F 0 1 2 3 4 5 6 7 8 9 A B C D E F 0 1 2 3 4 5 6 7 8 9 A B C D E F 0 1 2 3 4 5 6 7 8 9 A B C D E F 0 1 2 3 4 5 6 7 8 9 A B C D E F 0 1 2 3 4 5 6 7 8 9 A B C D E F 0 1 2 3 4 5 6 7 8 9 A B C D E F 0 1 2 3 4 5 6 7 8 9 A B C D E F 0 1 2 3 4 5 6 7 8 9 A B C D E F 0 1 2 3 4 5 6 7 8 9 A B C D E F 0 1 2
1420 - 0123456789ABCDEF 0123456789ABCDEF 0123456789ABCDEF 0123456789ABCDEF
14E0 - 0123456789ABCDEF 0123456789ABCDEF 0123456789ABCDEF 0123456789ABCDEF
   .....
addr:bytes
Store starting at the address the bytes.
Example: 2000:AA BB CC DD EE FF
                    2000:AABBCCDDEEFF
addr: 'text'
Store text starting at address (high bit clear).
Example: 2000: 'Hello World'
    2000: 'David''s Dog'
                                                                          -- (this stores) David's Dog
.....
addr:"text"
Store text starting at address (high bit set).
Example: 2000: "Hello World"

2000: "David's Dog"

2000: "I said "Hill!"

1 1910 "Hill!"
addr3<addr1.addr2M
Move data in address range to address 3.
Example: 2000<3000.3100M
```

Some Ideas about an **♦** Apple /// Computer Emulator -- Version 4 David T Craig -- 12 Dec 1997 -- 12 / 23

Apple Computer Inc • 1982



...... addr3<addr1.addr2V Verify data in address range equals data starting at address 3. Example: 2000<3000.3100V Displays either "OK" if the verification suceeds, or "MISMATCH" if the verification fails. bytes<addr1.addr2S Search memory in address range for the bytes. Example: AA<3000.3100S -- searches for byte AA AAR3000.3100S -- searches for byte AA BB CC If a search finds a match then the starting address of the match is displayed, otherwise "PATTERN NOT FOUND" is displayed. PATICAL FOUND AT addr 'text'<addr1.addr2S Search memory in address range for text (high bit clear). Example: 'D'<3000.3100S 'David'<3000.3100S _____ "text"<addr1.addr2S Search memory in address range for text (high bit set). Example: "D"<3000.3100S "David"<3000.3100S ~ disk.block<addr1.addr2W Write address range to disk # disk starting at disk block. If disk # is not present then uses disk .D1. Disk should equal 1, 2, 3, or 4. The address range always ends on a block boundary no matter what you type. Example: 1.117<2000.21FFW -- write 512 bytes to disk 1 block \$117 Note: Disk /// disks contain 280 blocks (\$118) sot he block range is 0-117 (hexadecimal). disk.block<addr1.addr2R Read from disk # disk starting at block to the address range. If disk # is not present then uses disk .D1. See the W command for more info. ()- read 512 bytes from disk 1 block \$117 Example: 1.117<2000.21FFR

disk.block-block:DISK

Read block range from disk # disk to a special debugger 4K buffer which is not used by the emulator. If the typed block range is greater than 4K then only the first 4K will be read. You can then examine this buffer's contents either with a hex/ascii

Some Ideas about an **♠** Apple /// Computer Emulator -- Version 4 David T Craig -- 12 Dec 1997 -- 13/23





dump or with a disassembly (command L). This command is useful when you want to examine a disk's contents. For disassembly purposes, you can specify the logical starting address for the buffer. See the DISKBUFFER command.

To disassemble the special disk buffer (see the L command) use bank X (stands for "extra") as part of the disassembly address parameter (e.g. "X/100"). Same for dumping memory or whatever commands you want to use with this special buffer.

Example: 1.0-7:DISK -- read 8 blocks (0 to 7) from disk 1

addr:DISKBUFFER

Set disk buffer starting logical address. Default address is 2000. See the DISK command.

Example: A000:DISKBUFFER --- Range is 0000-FFFF

addr1.addr2L

Disassemble instructions in address range. If only addr1 appears then disassemble 20 instructions. Disassembly includes the opcode cycle count.

Example: 300L -- assumes bank 4 is current

'X.' 4/0300-A9 C1 (2) LDA #\$C1 4/0302-20 ED FD (5) JSR \$FDED (2) 4/0305-18 CLCADC #\$01 69 OA 'T.' (4) 4/0306-1... (3) CMP #\$DB C9 DB 4/0308-BNE \$0302 (3) 4/030A-D0 F6 (4)RTS 4/030C-60

1 2 3 4 5 6 (see Note)

Note: Column 1 = bank register/address

Column 2 = memory bytes

Column 3 = ASCII for the memory bytes

Column 4 = opcode cycle count

Column 5 = disassembled instructions

Column 6 = remark character ";" (optional, see DISASMREM)

L by itself disassembles the next 20 instructions.

.....

DISASMREM

Display ";" after each disassembly line that is produced by the L command. Default is to not display the remark. Useful if you plan to add comments to a disassembly. See also DISASMREMOFF.

Example: DISASMREM

.....

DISASMREMOFF

Turn off DISASMREM. See also DISASMREM.

Example: DISASMREMOFF

.....

addrG

Some Ideas about an **♦** Apple /// Computer Emulator -- Version 4 David T Craig -- 12 Dec 1997 -- 14/23



Call subroutine at the address.								
Example: A000G								
addrJ								
Jump to the address.								
Example: A000J								
wordX								
Convert word (or up to 4 hex digits) to hexadecimal, decimal, and binary (X stands for "translate"). Prefix character for byte determines its base: no prefix = hex, . = dec, t = binary.								
Convert word (or up to 4 hex digits) to hexadecimal, decimal, and binary (x stands for "translate"). Prefix character for byte determines its base: no prefix = hex, . = dec, t = binary. Example: AX -> A(16) 10(10) 0000 0000 0000 1010(2) .10X -> A(16) 10(10) 0000 0000 0000 1010(2) t1010 -> A(16) 10(10) 0000 0000 0000 1010(2) FFFFX -> FFFF(16) 65535(10) 1111 1111 1111 1111(2)								
addr1.addr2:CS								
Calculate and display a checksum for address range. Checksum is a 4 byte quantity which is calculated the same as the disk image file checksums.								
Example: 300.500:CS CHECKSUM=AF897CEE								
addrT								
Trace instructions starting at the address. Each traced instruction displays register contents. Press the SPACE to pause the trace, press DELETE to stop the trace. The displayed registers contain values _after_ the previously listed command executes.								
Example: A000T assuming bank 4 is current								
4/A000- A9 C1 'X.' (2) LDA #\$C1 A=C1 X=01 Y=D8 P=30/00000011 S=F8 PC=A002: E=77/01110111 Z=1A B=04 4/A002- 20 ED FD '' (5) JSR \$FDED A=C1 X=01 Y=D8 P=30/00000011 S=F6 PC=FDED: E=77/01110111 Z=1A B=04 bit wants Note: Press the DELETE key to stop the trace, SPACE to pause/resume.								
addrss								
Single step trace starting at the address. After each step pause and wait for user to press SPACE to continue or DELETE to stop the single step.								
Example: A000 assuming bank 4 is current								
4/A000- A9 C1 'X.' (2) LDA #\$C1 A=C1 X=01 Y=D8 P=30/00000011 S=F8 PC=A002 : E=77/01110111 Z=1A B=04 μ								
Note: Press SS by itself to single step the next instruction, or press CARRIAGE RETURN to repeat the SS.								
Some Ideas about an 4 Apple /// Computer Emulator Version 4 David T Craig 12 Dec 1997 15 / 23								

Apple Computer Inc • 1982



a	a	a	r	•	R	P

Set	а	break	point	at	add	ress	3.	When	addre	ess	is	accessed	l th	1e	debugger	is	entered	and
															ipported.			

Example: A000:BP addr:BPC Clear break point at address. Example: A000:BPC SOS:BP Set a break point when a SOS call is made. This means when the BRK opcode is executed. Same as M00:BP. Example: SOS:BP Mopcode: BP Set a break point when opcode is executed. Example: M60:BP -- set break point when the RTS instruction (60) is executed. ROM: BP Set a break point when a call is made to the ROM. Example: ROM:BP _____ addr1.addr2:BPW Set a break point when any address within address range is written to. BPW = Break Point Write. Example: 300.123AR:BPW addr1.addr2:BPR Set a break point when any address within address range is read from. BPR = Break Point Read. make just 1 BPE immand Example: 300.123A:BPR addrl. addr 2. bytel hyte 2 ... : 13PE (42 options () addr.byte:BPE Set a break point when the address contents equal the byte value. BPE = Break Point Equals. addrl. addr2. hytel-byte 2's BPE (az of-line) Example: 300.AA:BPE addr.byte1-byte2:BPE

Set a break point when the address contents equal a byte value in the byte range. BPE

Some Ideas about an **♦** Apple /// Computer Emulator -- Version 4 David T Craig - 12 Dec 1997 - 16 / 23

DPNE BR not eguals some syetsx as BPE



= Break Point Equals.

Example: 300.AA-BB:BPE

addr.byte1 byte2 ... :BPEA

Set a break point when the address contents equal byte 1 value, or equals byte 2 value, etc. Supports up to 16 byte values. BPEA = Break Point Equals Any.

Example: 300.AABBCCDD:BPEA 300.AA BB CC DD:BPEA

addr1.addr2.byte1 byte2 ...:BPEA

Set a break point when the address range contains any bytes equalling the byte values. BPEA = Break Point Equals Any.

Example: 300.400.AABBCCDD:BPEA

addr1.addr2.byte1-byte2:BPEA

Set a break point when the address range contents equal the byte range. BPEA = Break Point Equals Any.

Example: 300.400.AA-BB:BPEA

.....

BPD

Display break point table.

Example: BPD

Address Range BP Setting
1 4/2000-4/21FF BPEA AA-BB

BPC

Clear break point table.

Example: BPC

addr1.addr2:TB

Set timing bucket for address range. When address 1 is accessed timing starts. When address 2 is accessed timing stops. Up to 100 timing buckets should be supported.

Example: A000.A1FF:TB

TBD

Display timing bucket table. Shows all set timing buckets and the time in 1/60th of a second and in seconds spent in each bucket.

Example: TBD

Address Range Time (1/60s) Time (secs)

Some Ideas about an **♠** Apple /// Computer Emulator -- Version 4 David T Craig -- 12 Dec 1997 -- 17/23

Apple /// Computer Information • Apple /// Level 2 Service Reference Manual



1 4/A000-4/A1FF 2 4/A300-4/A310	34 5	0.567 0.083	
	39	0.650	
addr:TBC			
Clear timing bucket	starting at add	ress.	
Example: A000:TBC			
TBC			
Clear timing bucket	table.		
Example: TBC			
error:SOSE			
then list all gener	al errors. Error	r info should be	. If no error number is present stored in an external text file ual for a list of these errors.
Example: 01:SOSE			
BADSCNUM - Invalid	SOS call number		
error:SOSFE			
Display SOS fatal ethen list all fatal	error message for errors. See the	the error number e SOS Reference	r. If no error number is present Manual for a list of these errors
Example: 01:SOSFE			
BADBRK - Invalid BR	ĸĸ		
command:SOS			
number. If no command inf	mand number presents To should be store	nt then list all ed in an externa	file system) for the command SOS command numbers and their 1 text file for easier ist of these commands.
Example: C0:SOS			
CREATE (File System			
soson			
Turn on disassembly and parameter address	of SOS calls wheess. The emulato	ich displays SOS r defaults to th	followed by the command number is.
Example: SOSON			
SOSOFF			

Some Ideas about an **♣** Apple /// Computer Emulator -- Version 4 David T Craig -- 12 Dec 1997 -- 18 / 23



Turns off SOSON.
Example: SOSOFF
disk:CAT
Display catalog of SOS disk stored in disk # disk. Includes recursive list of all subdirectories. Should show same file info as Apple's System Utilities program.
Note: Other commands that may be supported include CATPASCAL for Apple][Pascal disks and CATDOS for Apple][DOS disks. This may come in handy if you want to see what these disks contain if you have them as disk image files.
Example: 1:CAT
disk.file_name:INFO
Displays information about the specified file in the disk. Information includes standard SOS file information but also block list of all index blocks (if any) associated with the file and block list of all data blocks for the file.
Example: 1.APPLE3.TEXT:INFO
disk.block:DUMP
Display contents of specified disk block in the standard hex/ascii dump format.
Example: 1.0:DUMP
disk:DRIVERS
Display list of contents of the SOS.DRIVER file stored on the disk. List includes driver names, driver information, and other items that are in the driver file (e.g. character sets).
Example: 1:DRIVERS
disk:CHECKIMAGE
Check validity of disk image in disk # disk. Computes header and data part checksums and compares against the image file's listed checksums.
Example: 1:CHECKIMAGE
DIT
Display Driver Information Table (DIT), a data structure maintained by this debugger. Contains list of all loaded drivers, their names, sizes, and entry point addresses.
Example: DIT
MIT
Display Memory Information Table (MIT), a data structure maintained by this debugger.

See section EMULATOR MEMORY STRUCTURE for what this structure contains.

Example: MIT

Some Ideas about an **♠** Apple /// Computer Emulator -- Version 4 David T Craig -- 12 Dec 1997 -- 19/23



OPCODES	
Display a histogram of opcode execution counts. Includes the actual number of the counts. Sorted by frequency. Opcodes not executed are listed below the histogram.	
Example: OPCODES	
LDA 2,188,973 ************************************	
2,201,563	
Unexecuted opcodes: TXS NOP	
OPCODESCLR	
Reset opcode histogram table.	
Example: OPCODESCLR	
EXAMPLE. OF CODESCIN	
page1.page2:MEMORYR	
Display memory write access table. This table lists on a 256 byte page basis counts for each time the page was read. If page1.page2 specified then lists only those pages. If a single page is specified then display only that page's access count.	
Example: 0.5:MEMORYR	
page1.page2:MEMORYW	
Display memory read access table. This table lists on a 256 byte page basis counts for each time the page was written. See MEMORYW for page options.	
Example: 0.5:MEMORYW	
MEMORY D	
MEMORYCLR	
Reset both memory access tables.	
Example: MEMORYCLR	
value: SCROLL if SCROLL 70 the conds showing never than geneen when see	u
Set debugger display scrolling rate interline delay. Value is in 1/10th of a second. Default is no delay (value = 0). Useful if you want to for example dump lots of memory and don't want to mess with the SPACE key to read what is displayed. Set the scrolling delay to a comfortable value, sit back, and enjoy the show.	Fr 4
Example: 10:SCROLL sets scrolling delay to 1 second	
filename:LOG	
Close log file, create a new one with filename, and output all debugger displays to this new file. Useful if you're running the emulator from a write-protected disk and you want to re-direct the output to a writable disk file.	

Some Ideas about an **♠** Apple /// Computer Emulator -- Version 4 David T Craig -- 12 Dec 1997 -- 20 / 23



Example: MyDiary:LOG
SNAPSHOTW
Write the contents of all of the emulator's memory to binary file on the host computer's hard disk. This snapshot could prove useful in diagnosing an emulator problem. The binary file should be named "Snapshot_YYYYMMDD_HHMMSS.BIN".
Example: SNAPSHOTW
SNAPSHOTRfile-name
Read a snapshot file into the emulator's memory.
Example: SNAPSHOTR Snapshot_19971225_123456.BIN
MACRO name commands
Define a macro name and commands for this macro. You can use any name containing alphnumeric characters or periods with a maximum length of 31 characters. Up to 25 macros may be defined. All commands are verified and if any syntax errors occur you will be told and the macro will not be defined. Macro commands cannot include other macro commands.
Example: MACRO my.dump 300.400 A000.A1FF A000L
MACROL
List all defined macros.
Example: MACROL
Name / Contents
1 my.dump 300.400 A000.A1FF A000L
macro-name
Execute a macro with the name "macro-name". Each command within the macro is displayed followed by the commands' display.
Example: !my.dump
300.400
A000.A1FF
ADDOL FONT display connect but hitner fonz Rom Rom font bitner
VERSION
Display debugger version information. Includes version number and creation date/time.
=======================================

Some Ideas about an **≰** Apple /// Computer Emulator -- Version 4 David T Craig -- 12 Dec 1997 -- 21 / 23



17.0 EMULATOR MEMORY STRUCTURE

I recommend that the emulator's internal memory structure for the Apple /// memory resources be structured as follows:

- o Memory block containing the size of memory and references to each /// memory bank (the references can be whatever is appropriate -- on the Mac these could be Mac memory pointers or handles):
 - number of switchable banks (1..15)

```
- reference to bank S (32K: 0000-1FFF, A000-FFFF) *
```

```
- reference to bank 0/$0 - switchable (32k: 2000-9FFF)
- reference to bank 1/$1 - switchable (32k: 2000-9FFF)
- ...
- reference to bank 14/$E - switchable (32k: 2000-9FFF)
- reference to Boot ROM ROM address space (4k: F000-FFFF)
- reference to Boot ROM RAM address space (4k: F000-FFFF)
- reference to I/O RAM address space (4k: C000-CFFFF)
```

- \star The system (S) bank is always on-line and is never bank switched. SOS and part of the interpreter reside here.
- o Memory block containing the 6502 registers:

```
- Accumulator
                      (A)
                                8 bits
                                8 bits
                      (X)
- X index
- Y index
                      (Y)
                                8 bits
- Status Register
                      (P)
                                8 bits
- Stack Pointer
                      (S)
                                8 bits
- Program Counter
                      (PC)
                               16 bits
```

o Memory block containing the special /// System Control Registers:

```
- E: Environment Register (FFDF) 8 bits
- Z: Zero Page Register (FFD0) 8 bits
- B: Bank Register (FFEF) 8 bits
```

18.0 WHAT'S NEXT?

Persons seriously interested in creating an Apple /// emulator program should try to obtain as much /// technical information as possible. The author has lots of info which he can copy at minimal charge (10 cents per page plus postage). These persons should also have access to a working Apple /// computer with a fair number of /// programs.

Other areas of compatibility should also be investigated that this document does not address. This includes support for other input devices such as the mouse which does have a 3rd party driver available.

19.0 REFERENCES

```
Apple /// Owner's Guide, Apple Computer, 1981

Apple /// Plus Owner's Guide, Apple Computer, 1982

Apple /// System Data Sheet, Apple Computer, July 1983

Apple /// Plus System Data Sheet, Apple Computer, October 1983

Apple /// Standard Device Drivers Manual, Apple Computer, 1981
```

Some Ideas about an **♠** Apple /// Computer Emulator -- Version 4 David T Craig -- 12 Dec 1997 -- 22 / 23

Apple /// Computer Information • Apple /// Level 2 Service Reference Manual



```
Apple /// SOS Reference Manual, Apple Computer, 1982

Apple /// SOS Device Driver Writer's Guide, Apple Computer, 1982

Apple /// Service Reference Manual (Level 2), Apple Computer, 1983

/// Bits: John Jeppson's Guided Tour of Highway ///, Softalk magazine, May 1983

Bank Switch Razzle-Dazzle, Softalk magazine, August 1982

The Apple Nobody Knows, Apple Orchard magazine, Fall 1981


Apple /// Entry Points, Andy Wells, Call-APPLE, October 1981

Inside the Apple /// Computer ROM, David Craig, November 1997
```

Some Ideas about an **♠** Apple /// Computer Emulator -- Version 4 David T Craig -- 12 Dec 1997 -- 23 / 23




Apple III Computer Information





Apple /// Computer Information

Apple /// Service Reference Manual



THE END

Written by Apple Computer • 1982